

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

Concerned Products:	Customer Notification		Date: April 23, 1998		
μPD78F0988			NEC-Electronics (Europe) GmbH EAD -Technical Product Support		
μPD780988 μPD780986 μPD780984 μPD780983	Bug	յ Report	Source Doc:		
			Author: A. Wohlfahrt / W. Noll		
Date of initial issue:	Apr. 23rd, 98	Doc. No.:	TPS-LE-B-0902		
1 st revision :		Doc. No.:	TPS-LE		

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(A) BUG LIST

Bug	Outline	uPD78F0988			uPD78098x	
No.						
		ES V1.0	ES V2.0	ES V3.0	ES V1.0	
1	Flash memory characteristics	6 %	6 %	W.	No Flash	
2	AD Converter	6 %	6 %	6 %	& **	
3	UART	W.S.	✓	✓	✓	

√: No problem

Bug (will be corrected by next version upgrade)

Bug (restriction, not corrected by version upgrade)

Exclusively for design purposes! No part of this may be disclosed to a third party without the consent of NEC Electronics

(B) BUG DESCRIPTION

Bug No.	Outline	Description						
1	Flash memory	Details	Details					
	characteristics		These products do not satisfy the specification with respect to the number of write / erase cycles.					
			Number of	Operating	Temperatur	Data		
			W/E Times	Temperatur	е	Retention		
				е	for Rewriting	Time		
		Target spec	20 Times	-40 to + 85	0 to 40	10 years		
		V1.0 ES V2.0 ES	5 to 20 Times	-40 to +85	25	No general guarantee!		
						The Self- writing is not available.		
		V3.0 ES	20 Times	-40 to + 85	0 to 40	??? years		
2	A/D Converter	Details						
2a		When starting the A/D conversion with the ADCS0 bit set to "1", the first A/D conversion value may be quite different from the expected value. Thus, use one of the following conversion values only!						
2b		When a write operation to the A/D converter control registers (ADM0, ADMS0) appears at the same time when the A/D conversion interrupt (INTAD) is generated, the A/D conversion result register (ADCR0) becomes undefined. Therefor, a read operation from ADCR0 must be performed before a write operation to ADS0 and /or ADM0 is done.						
3), ensure a suffi	cient wait time						
	(t _{READ}) before reading the receiver buffer register (RXB00 or RXB0							
		wait time should be at least one source clock cycle, which was selected by TPS000, TPS001 and TPS002 or by TPS010, TPS011 and TPS001 and TPS001 or by TPS010, TPS011 and TPS011						
		the baud rate generator control register (BRGC00 or BRGC01).						
	Example: $fx = 8$ MHz, $BRGC00 = 5AH$ (= 4800Bd) For this setting, pls. wait for more than 2^5 / $fx = 4us$							