

<b>Concerned Products:</b>	Customer Notification		Date: November 10, 1999	
µPD78P0308GF µPD78P0308GC			NEC-Electronics (Europe) GmbH EAD -Technical Product Support	
μPD78P0308KL-T μPD78P0308YGF	Bug	l Report	Source Doc: SBB-T-12194	
µPD78P0308YGC µPD78P0308YKL-T			Author: P. Diederichs	
Date of initial issue:	Nov 10th 99	Doc. No.:	TPS-LE-B-0308	
1 <sup>st</sup> edition :		Doc. No.:		

#### (A) BUG LIST

Bug	Outline	78P0308(Y)GF/GC	78P0308(Y)GF/GC	78P0308(Y)GF/GC	78P0308(Y)KL-T	78P0308(Y)KL-T
No.		Control Code	Control Code	Control Code	Control Code	Control Code
		"K"	"E"	"E"	""	"["
			Note 1	Note 2	Note 3	Note 4
1	CPU operating	*	mit and a second se	1	mit a	✓
	voltage range			Operable at		
				VDD = 2.0 to 5.5V		
2	LCD display data	W.	✓	✓	wy.	✓
	memory					
3	AD Converter	*	W.	✓	mit and a second	✓
	operating voltage			Operable at		
	range			VDD = 2.2 to 5.5V		
		024	,			
4	LCD C/D	63			1995	✓
	supply voltage					

✓: No problem, anymore

Imitation will be improved in next version.

#### **★**: Bug restriction

Note 1: The devices belonging to this column have a **Control Code** xxxxExxxx <u>and</u> a **Date Code** earlier than "9920".

Note 2: The devices belonging to this column have a **Control Code** xxxxExxxx <u>and</u> a **Date Code** equal or later than "9920".

- Note 3: The devices belonging to this column have a **Control Code** xxxxlxxxx <u>and</u> a **Date Code** earlier than "9912".
- Note 4: The devices belonging to this column have a **Control Code** xxxxIxxxx and a **Date Code** equal or later than "9912".

## (B) BUG DESCRIPTION

1	CPU operating voltage range	Details Make sure to use the product within the following supply voltage range. 2.7V $\leq$ VDD $\leq$ 5.5V
2	LCD display data memory	Details Do not use the instructions included on page 4 with the LCD display data memory (address FA58h to FA7Fh). The instructions may not be executed normally. However, the LCD display works normally.
3	AD Converter operating voltage range	Use the A/D converter in the condition VDD1=VDD2=AVREF=4.0 to 5.5V. In other conditions, the conversion precision may be dramatically deteriorated.
4	LCD C/D supply voltage	In the LCD display mode register (LCDM), it is not possible to select the low voltage operation. Set "0" for LCDM register bit 3

# Figure 1: uPD78P0308 Marking (Reference)



## Instructions unusable for LCD Display Data Memory

Mnemonic	Operand	Mnemonic	Operand
MOV	A,!addr16	AND	A,!addr16
	A, [DE]		A, [HL]
	A, [HL]		A, [HL+byte]
	A, [HL+byte]		A, [HL+B]
	A. [HL+B]		A. [HL+C]
	A, [HL+C]		
ХСН	A,!addr16	OR	A,!addr16
	A, [DE]		A, [HL]
	A, [HL]		A, [HL+byte]
	A, [HL+byte]		A, [HL+B]
	A, [HL+B]		A, [HL+C]
	A, [HL+C]		
MOVW	AX,!addr16	XOR	A,!addr16
			A, [HL]
			A, [HL+byte]
			A, [HL+B]
			A, $[HL+C]$
ADD	A,!addr16	CMP	A,!addr16
	A, [HL]		A, [HL]
	A, [HL+byte]		A, [HL+byte]
	A, [HL+B]		A, $[HL+B]$
	A, [HL+C]		A, [HL+C]
ADDC	A,!addr16	MOV1	CY,[HL].bit
	A, [HL]		[HL].bit,CY
	A, [HL+byte]		
	A, [HL+B]		
	A, [HL+C]		
SUB	A.!addr16	AND1	CY, [HL].bit
	A, [HL]		
	A, [HL+byte]		
	A, [HL+B]		
	A, [HL+C]		
SUBC	A,!addr16	OR1	CY, [HL].bit
	A, [HL]		
	A, [HL+byte]		
	A, [HL+B]		
	A, [HL+C]		
ROR4	[HL]	XOR1	CY, [HL].bit
ROL4	[HL]	SET1	[HL].bit
		CLR1	[HL].bit
		BT	[HL].bit, \$addr16
		BF	[HL].bit, \$addr16
		BTCLR	[HL].bit, \$addr16