RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toys, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	System LSI	Document No.	TN-RIN-A024	A/E	Rev.	1.00
Title	Notification of R-IN32M4-CL2 User's M Peripheral Modules (Rev.1.00 to Rev.2. Revised contents: Corrections and new	s (Rev.1.00 to Rev.2.00)		Technical Notifi	cation	
Applicable	Coo following	Lot No.	Reference R-IN32M4-CL2 User's Man		anual	
Product	See following	All lots	Document	Peripheral Modu Rev. 2.00 (R18U		J0200)

R-IN32M4-CL2 User's Manual Peripheral Modules Rev. 2.00 (R18UZ0035EJ0200) has been released on Renesas website. This technical update follows revision 1.00 and includes the entirety of revised items. For details, refer to "2. Documentation Updates" given below. Please take note that items marked with "*note" may have severe impact on the specification and limitation of corresponding devices.

1 Applicable Product

Product Type	Model Marking	Product Code
R-IN32M4-CL2	R9J03G019	R9J03G019GBG

2 Documentation Updates

No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
1	2.1.2 Clock Configuration Diagram	2-2	Complement
2	3.3.1 Outline of Features	3-3	New function
3	3.3.2 Read Buffer	3-3	New function
4	3.4.1 Outline of Features	3-4	New function
5	3.5.1 Outline of Features	3-5	New function
6	8.3.4.1 MIIM Register (GMAC_MIIM)	8-9	Complement
7	8.3.4.3 TX Result Register (GMAC_TXRESULT)	8-11	Complement
8	8.3.4.5 RX Mode Register (GMAC_RXMODE) *note	8-12 to 8-13	Error correction
9	8.3.4.6 TX Mode Register (GMAC_TXMODE) *note	8-14 to 8-15	Error correction
10	8.3.4.7 Reset Register (GMAC_RESET) *note	8-16	Error correction
11	8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)	8-18	Error correction
12	8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)	8-19	Complement
13	8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO) *note	8-21	Error correction
14	8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)	8-22	New function
15	8.3.4.14 TCPIPACC Register (GMAC_ACC)	8-23	Expression alignment
16	8.3.4.16 LPI mode control register (GMAC_LPI_MODE)	8-24	Complement
17	8.3.4.18 Receive Buffer Information Register (BUFID)	8-25	Complement
18	8.4.1 Hardware Functions	8-31	Expression alignment
19	8.4.1.1 Initial Settings *note	8-32	Error correction
20	8.4.1.3(1) Functional Overview	8-33	Complement
21	8.4.1.3(2)(e) List of hardware function calls	8-36	Complement
22	8.4.1.3(2)(e) List of hardware function calls	8-39	Expression alignment
23	8.4.1.4(2) DMA for the Reception MAC *note	8-41	Error correction
24	8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	8-42	Complement
25	8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller	8-43	Error correction
26	8.4.1.4(2)(b) Usage	8-44	Error correction
27	8.4.1.4(2)(c) List of hardware function calls	8-45	Error correction
28	8.4.1.4(2)(c) List of hardware function calls	8-46	Error correction
29	8.4.1.4(2)(c) List of hardware function calls	8-47	Error correction
30	8.4.1.4(3)(d) List of hardware function calls *note	8-50	Error correction
31	8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM	8-51	Error correction
32	8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM	8-51	Complement
33	8.4.1.5(2)(c) Transfer between the buffer RAMs *note	8-51	Complement
34	8.4.1.5(2)(d) List of hardware function calls	8-52	Error correction
35	8.4.1.5(2)(d) List of hardware function calls	8-53	Complement
36	8.4.2 Interrupts *note	8-56	Error correction
37	8.4.2 Interrupts	8-58	Error correction
38	8.4.3.1 Acquiring a Transmit Buffer	8-60	Error correction

			(2/3)
No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
39	8.4.3.2 Creating TX Data	8-61	Complement
40	8.4.3.2(1) Tx frame control information *note	8-63	Complement
41	8.4.3.2(1) Tx frame control information *note	8-63	Error correction
42 43	8.4.3.2(2) Ethernet frame	8-64	Complement
43	8.4.3.2(2) Ethernet frame *note 8.4.3.3 Creating TX Descriptors	8-65 to 8-66 8-67	Complement Error correction
44	8.4.3.5 Completion of Transmission	8-68	Complement
46	8.4.4.5 Rx Data Format *note	8-70	Error correction
47	8.4.4.5 Rx Data Format	8-70	Complement
48	8.4.4.5(1) Rx frame information	8-71	Expression alignment
49	8.4.4.5(1) Rx frame information *note	8-71 to 8-72	Complement
50	8.4.4.5(1) Rx frame information	8-72	Expression alignment
51	8.4.4.5(2) Rx Ethernet frame	8-73	Complement
52	8.4.4.5(2) Rx Ethernet frame *note	8-74	Complement
53	8.4.4.5(2) Rx Ethernet frame *note	8-75 to 8-77	Complement
54	8.4.5 TCPIP Accelerator Function	8-78 to 8-79	Complement
55	8.5.1 Appending Padding to the MAC Header Section within the TX Frame	8-80	Complement
56	8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception *note	8-80	Complement
57	8.5.3 Error of Rx Frame Information at RX FIFO Overflow *note	8-80 to 8-84	Complement
58	8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes	8-84 to 8-85	Complement
59	with padding *note 9.2 Characteristics	9-2	Complement
59 60	11.1 Features	p.11-1, 11-2	Error correction
61	11.2 Control Registers	p.11-3	Error correction
62	11.2.1 Wait Signals Selection Register (WAITZSEL)	p.11-4, 11-5	Error correction
63	11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	p.11-6	Complement
64	11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)	p.11-7	Complement
65	11.2.3 Bus Clock Division Setting Register (BCLKSEL)	p.11-8	Error correction
00	11.2.4 Synchronous Burst Access Memory Controller Operation Mode Setting	p.11-9	
66	Register (SMC352MD)		Error correction
67	11.2.5 SMC352 Buffer Control Register	-	Deleted
68	11.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)	p.11-10	Error correction
69	11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)	p.11-11	Error correction
70	11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)	p.11-12	Complement
71	11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)	p.11-13	Error correction
72	11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)	p.11-14	Error correction
73	11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)	p.11-15	Error correction
74	11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Register (SRAM_CYCLES0_n)	p.11-16	Error correction
75	11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0-3)	p.11-17	Error correction
76	11.2.11 Register Setup Procedure	p.11-18	Error correction
77 78	11.3.1 Bus Clock Control Function 11.3.2 Address Output	p.11-19 p.11-20	Expression alignment Error correction
78 79	11.3.2 Address Output 11.3.3 Address/Data Multiplexing Feature	p.11-20 p.11-21	Complement
80	11.3.4 Write Enable Signal (WRZn) Extension	p.11-21 p.11-22	Error correction
81	11.3.5 Controlling the Data Read Timing	p.11-22	Error correction
82	11.3.6 Wait Signal Control	p.11-24	Complement
83	11.3.6 Wait Signal Control	p.11-25	Complement
84	11.3.6 Wait Signal Control	p.11-26	Complement
85	11.3.8 Switching External Memory Area Mapping	p.11-28	Complement
86	11.4 Memory Access Timing Example	p.11-29	Complement
87	11.4.1 Asynchronous Access Timing (Figure 11.7)	p.11-30	Complement
88	11.4.1 Asynchronous Access Timing (Figure 11.8)	p.11-31	Complement
89	11.4.1 Asynchronous Access Timing (Figure 11.9)	p.11-32	Complement
90	11.4.1 Asynchronous Access Timing (Figure 11.10)	p.11-33	Complement
91	11.4.1 Asynchronous Access Timing (Figure 11.11)	p.11-34	Complement Complement
92	11.4.1 Asynchronous Access Timing (Figure 11.12)	p.11-35	
-			
92 93 94 95	11.4.1 Asynchronous Access Timing (Figure 11.12) 11.4.1 Asynchronous Access Timing (Figure 11.13) 11.4.1 Asynchronous Access Timing (Figure 11.14) 11.4.2 Synchronous Access Timing (Figure 11.15)	p.11-35 p.11-36 p.11-37 p.11-38	Complement Complement Complement



			(3/3)
No	Applicable Item (Rev. 2.00 Section)	Applicable Page (Rev. 2.00)	Contents
96	11.4.2 Synchronous Access Timing (Figure 11.16)	p.11-39	Complement
97	11.4.2 Synchronous Access Timing (Figure 11.17)	p.11-40	Complement
98	11.4.2 Synchronous Access Timing (Figure 11.18)	p.11-41	Complement
99	11.4.2 Synchronous Access Timing (Figure 11.19)	p.11-42	Complement
100	11.4.2 Synchronous Access Timing (Figure 11.20)	p.11-43	Complement
101	11.4.2 Synchronous Access Timing (Figure 11.21)	p.11-44	Complement
102	11.4.3 Wait Timing	p.11-45	Complement
103	11.4.3 Wait Timing	p.11-46	Complement
104	13.5 Example of Configuration	p.13-46 to 13-63	New function
105	14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) (Table 14.35)	p.14-139	Error correction
106	14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) (Figure14.38)	p.14-140	Error correction
107	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Table 14.37)	p.14-141	Error correction
108	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Table 14.38)	p.14-142	Error correction
109	14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) (Figure14.39)	p.14-143	Error correction
110	14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger (Table 14.41)	p.14-145	Error correction
111	14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger (Figure 14.40)	p.14-146	Error correction
112	14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger) (Table 14.46)	p.14-149	Error correction
113	14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger) (Figure 14.41)	p.14-149	Error correction
114	21.9.1(2) Slave operation setting procedure during single transfer mode (Figure 21.15)	p.21-119	Error correction

Note: No.57 and 58 are the issues and the workarounds informed in TN-RIN-A016A/E.



No.1 2.1.2 Clock Configuration Diagram

Unneccessary arrow deleted

Register symbol corrected

WDTATCKI pin added





No.2 3.3.1 Outline of Features

ECC error interrupt functions and the table added

	V1.00		V2.00		
Page	Description	Page		Description	
3-3	 [3.3.1 Outline of Features] Includes a 128-bit (32 bits x 4) read buffer Latency: latency is 2 in read access in general but 1 in the case of hitting the read buffer. latency is 1 in write access. AHB bus width: 32 bits RAM data bus width: 128 bits (without ECC circuit) Transfer size: 16- or 32-bit transfer selectable Support for burst transfer Little endian fixed Support for ECC (1-bit error correction) 	3-3	latency is 1 in writ • AHB bus width: 32 bits • RAM data bus width: 128 b • Transfer size: 16- or 32-bit • Support for burst transfer • Little endian fixed • Support for ECC (1-bit erro	d access in general but 1 in the case of hitti e access. its (without ECC circuit)	

No.3 3.3.2 Read Buffer

Operation of the AHB at occurrence of a 2-bit ECC error added

	V1.00		V2.00
Page	Description	Page	Description
3-3	 [3.3.2 Read Buffer] 128-bit (32 bits x 4) read buffer Response to the AHB involves no waiting in the case of hitting the read buffer. Clear the data in the read buffer when a 2-bit ECC error occurs. 	3-3	 [3.3.2 Read Buffer] 128-bit (32 bits x 4) read buffer Response to the AHB involves no waiting in the case of hitting the read buffer. Clear the data in the read buffer when a 2-bit ECC error occurs. A 2-bit ECC error at the time of the read response is handled as an ECC error interrupt is generated.



No.4 3.4.1 Outline of Features

ECC error interrupt functions and the table added

	V1.00		V2.00		
Page	Description	Page	Description		
3-4	 [3.4.1 Outline of Features] AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access). Communication-bus latency: latency is 1 in read and write access Arbitration of access when contention arises: Round robin AHB bus width: 32 bits Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) AHB transfer size: 8-, 16-, or 32-bit transfer selectable Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for burst transfer Little endian fixed Support for EC (1-bit error correction) 	3-4	[3.4.1 Outline of Features] • AHB latency: latency is 1 in read and write access (latency is 2 in read access following write access). • Communication-bus latency: latency is 1 in read and write access • Arbitration of access when contention arises: Round robin • AHB bus width: 32 bits • Communication bus width: 128 bits • Communication-bus transfer size: 8-, 16-, or 32-bit transfer selectable • Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable • Support for burst transfer • Little endian fixed • Support for ECC (1-bit error correction, 2-bit error detection) Table 3.2 Interrupt from Internal Data RAM and Request for Peripheral Modules Internal Data Ram Interrupt Signal Function DRAMECCSEC Data RAM ECC single error correct interrupt DRAMECCDED Data RAM ECC double error detect interrupt		

No.5 3.5.1 Outline of Features

ECC error interrupt functions and the table added

	V1.00			V2.00	
Page	Description	Page		Description	
3-5	 [3.5.1 Outline of Features] Communication-bus latency: latency is 1 in read and write access Communication bus width: 128 bits RAM bus width: 128 bits (without ECC circuit) Communication-bus transfer size: 8-, 16-, 32-, 128-bit transfer selectable Support for ECC (1-bit error correction) 	3-5	 Communication bus width RAM bus width: 128 bits (Communication-bus trans Support for ECC (1-bit err 		electable



No.6 8.3.4.1 MIIM Register (GMAC_MIIM)

Description of the RWDV bit of the MIIM register added.

	V1.00			V2.00
F	Dage	Description	Page	Description
	8–9	[8.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit.	8–9	[8.3.4.1 MIIM Register (GMAC_MIIM)] [26: RWDV] Read/write operation starts by writing the following value to this bit. Set other associated bits at the same time.

No.7 8.3.4.3 TX Result Register (GMAC_TXRESULT)

Description of the GMAC_TXRESULT register added.

	V1.00		V2.00
Page	Description	Page	Description
8-10	[8.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. The transmission frame result is updated when this register is read. The next time it is read, the updated transmission frame result can be read.	8-11	[8.3.4.3 TX Result Register (GMAC_TXRESULT)] This register indicates the transmission frame result. It is only available while GMAC_TXMODE.TRBMODE1-0 bits are 00 or 01. The transmission frame result is stored in the transmission result buffer when the Ethernet transmission complete interrupt (INTETHTXCMP) occurs. The transmission result buffer can hold 4 frames of information. Reading this register leads to the frame information being removed from the transmission result buffer. The number of frames stored in this buffer can be obtained from the GMAC_TXFIFO.TRBFR bit. If transmission starts while the transmission result buffer has 4 frames, transmission is invalid and the TX-FIFO error interrupt (INTETHTXFIFOERR) occurs. While this register is enabled, read it appropriately so that no error occurs.



No.8 8.3.4.5 RX Mode Register (GMAC_RXMODE)

Description of the GMAC_RXMODE register corrected.

	V1.00		V2.00
Page	Description	Page	Description
8-11 to 8-12	 [8.3.4.5 RX Mode Register (GMAC_RXMODE)] This register is used to control operation for reception of frames. [15, 14: REMPTH1-0] When the number of data words in the FIFO buffer is below this value, the reception DMA controller stops forwarding data from the RX FIFO buffer. [13, 12: RFULLTH1-0] When the number of data words in the FIFO buffer exceeds this value, the RFULL bit in the GMAC_RXFIFO register becomes '1'. [11 to 9: RRTTH2-0] If the SFRXFIFO bit is 0 and the number of data words in the FIFO buffer exceeds this value, the reception DMA controller begins to send data to the memory from the RX FIFO buffer. 	8-12 to 8-13	 [8.3.4.5 RX Mode Register (GMAC_RXMODE)] This register is used to control operation for reception of frames. The RX FIFO treats a word as 64-bits, and the FIFO size is 4 KB. [15, 14: REMPTH1-0] When the number of data words in the FIFO buffer is below this value, the REMP bit of the GMAC_RXFIFO register is set to '1'. [13, 12: RFULLTH1-0] When the empty space in the FIFO buffer is below this value, the RFULL bit in the GMAC_RXFIFO register becomes '1'. [11 to 9: RRTTH2-0] If the number of data words in the FIFO buffer exceeds this value, the RRT bit of the GMAC_RXFIFO register is set to '1'. [Note] Even though Address filtering is enabled, MAC Control Frames (ex. Pause Packet) are always received regardless contents of MAC Address Register. MAC Control Frame is the frame that the destination address is 01-80-C2-00-00-01.

No.9 8.3.4.6 TX Mode Register (GMAC_TXMODE)

Description of the GMAC_TXMODE register corrected.

	V1.00		V2.00
Page	Description	Page	Description
8-13	[8.3.4.6 TX Mode Register (GMAC_TXMODE)]	8-14	[8.3.4.6 TX Mode Register (GMAC_TXMODE)]
to	This register is used to control operation for transmission of frames.	to	This register is used to control operation for transmission of frames. The TX FIFO treats a word as
8-14		8-15	64-bits, and the FIFO size is 4 KB.
	[10, 9: TFULLTH1-0] If more words of data are in the TX FIFO buffer than the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.		[10, 9: TFULLTH1-0] If the empty space in the TX FIFO buffer is below the value specified by these bits, the TFULL bit in the GMAC_TXFIFO becomes 1.

No.10 8.3.4.7 Reset Register (GMAC_RESET)

Description of the GMAC_RESET register corrected.





No.11 8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)

Description of the GMAC_FLWCTL register corrected.

	V1.00		V2.00
Page	Description	Page	Description
8-17	[8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)]	8-18	[8.3.4.9 RX Flow Control Register (GMAC_FLWCTL)]
	This register is used to control reception of a pause packet.		This register is used to control operation after reception of a pause packet.
			If a pause packet is received while this function is enabled, transmission is suspended for the time
			specified by the pause packet.
	[31: PPRXEN]		[31: PPRXEN]
	1: Enable reception of a pause packet.		1: Enable auto broadcast suspension in response to reception of a pause packet.
	0: Disable reception of a pause packet.		0: Disable auto broadcast suspension in response to reception of a pause packet.

<u>No.12</u> 8.3.4.10 Pause Packet Register (GMAC_PAUSPKT) Description of the GMAC_PAUSPKT register modified.

	V1.00			V2.00	
Page	記載内容	Page		Description	
8-18	[8.3.4.10 Pause Packet Register (GMAC_PAUSPKT)] When 1 is written to the PPR bit, transmission of a pause packet starts. The bit is automatically set to 0 following the completion of the transmission.	8-19	[8.3.4.10 Pause Packet Regist When 1 is written to the PPR starts. The bit is automatically The transmission packet form GMAC_PAUSE1 GMAC_PAUSE2 GMAC_PAUSE3 GMAC_PAUSE3 GMAC_PAUSE5	bit, transmission of a pause p y set to 0 following the comp at is shown below. 31 16 Destinat Source Address	JSEn registers



No.13 8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)

Description of the RRT bit of the GMAC_RXFIFO register corrected.

	V1.00		V2.00
Page	記載内容	Page	Description
8–20	[8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is below the RX FIFO Read Threshold.	8–21	[8.3.4.12 RX FIFO Status Register (GMAC_RXFIFO)] [29: RRT] 1: Indicate that the data in the RX FIFO buffer is over the RX FIFO Read Threshold.
8–20	[29: RRT]	8–21	[29: RRT]

No.14 8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)

Description of the GMAC_TXFIFO register modified.

	V1.00		V2.00
Page	記載内容	Page	Description
8-21	[8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]	8-22	[8.3.4.13 TX FIFO Status Register (GMAC_TXFIFO)]
	- Bit field (31): 0 - R/W attribute (31): 0		 Bit field (31): TFULL R/W attribute (31): R
	[31: TFULL] TX TCPIP ACC Almost Full 1: Indicate that the data in the FIFO buffer in the transmitting side TCP/IP accelerator is over 32 words.		[31: TFULL] TX FIFO Almost Full 1: Indicate that the empty space in the TX FIFO buffer is below the threshold set by the TFULLTH1-0 bits of the GMAC_TXMODE register.
	[30: TEMP]1: Indicate that the number of data in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.		[30: TEMP]1: Indicate that the number of data words in the TX FIFO buffer is below the threshold set by the TEMPTH2-0 bits of the GMAC_TXMODE register.



No.15 8.3.4.14 TCPIPACC Register (GMAC_ACC)

Description of the RTCPIPEN bit of the GMAC_ACC register modified.

	V1.00		V2.00
Page	Description	Page	Description
8-22	[8.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is also disabled.	8–23	[8.3.4.14 TCPIPACC Register (GMAC_ACC)] [0: RTCPIPEN] RX TCPIP Disable Disable the RX TCPIP accelerator completely. Padding in the MAC header section is not inserted.

No.16 8.3.4.16 LPI mode control register (GMAC_LPI_MODE)

Description of the GMAC_LPI_MODE register added.

	V1.00		V2.00
Page	Description	Page	Description
8–23	[8.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode.	8–24	[8.3.4.16 LPI mode control register (GMAC_LPI_MODE)] This register is used control LPI (Low Power Idle) mode. When the LPMEN bit is set to 1, an LPI request is automatically sent to the link partner in the case there is no transmission request over the time specified by the LPRDEF bit of the GMAC_LPI_TIMING register. If a transmission request is generated during the LPI state, the MAC finishes this state and waits for the time specified by the LPWTIME bit of the GMAC_LPI_TIMING register, and then transmits a frame.



No.17 8.3.4.18 Receive Buffer Information Register (BUFID)

Description of the BUFID register added.

Method of calculating the start address of the received frame information, description modified.

	V1.00		V2.00
Page	Description	Page	Description
8-24	[8.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates that the address information of the buffer holding received data and the number of words of data.	8-25	[8.3.4.18 Receive Buffer Information Register (BUFID)] This register indicates information of the receive buffer (whether or not data exists, the address of the buffer holding received data, and the number of words of data). If the reception MACDMAC has completed data transfer, the receive buffer information is written to this register and held up to 32 pieces of information. If the receive buffer has data, the Ethernet MACDMA reception complete interrupt (INTETHRXDMA) occurs. This interrupt stays active until the receive buffer becomes empty (i.e. the receive buffer information is read and the NOEMP bit becomes 0).
	[28: VALID]1: The received data is valid.0: The received data is not valid.[27 to 16: WORD]		 [28: VALID] 1: The data in the receive buffer is valid. 0: The data in the receive buffer is not valid. [27 to 16: WORD11-0]
	Number of words of received data (including the received MAC information) [15 to 0:ADDR]		Number of words of received data (including the received MAC information). A word unit is 32 bits. [15 to 0:ADDR15-0]
	[Method of calculating the start address of the received frame information] 6. Offset the number of words acquired in the receive buffer address in step 2 above.		[Method of calculating the start address of the received frame information] 3. Add the number of words shifted in step 2 to the receive buffer address as an offset.



No.18 8.4.1 Hardware Functions





No.19 8.4.1.1 Initial Settings

Step added to the flow of initial settings.

	V1.00		V2.00
Page	Description	Page	Description
8–30	[8.4.1.1 Initial Settings] <4> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.	8-32	 [8.4.1.1 Initial Settings] <4> Wait until 0x8000 0000 is read from the R0 register. Afterwards, dummy-read the R1 register. <5> Set 0x8000 0000 in the GMAC_RESET register to initialize the gigabit Ethernet MAC.

No.20 8.4.1.3(1) Functional Overview

Operation when an unsecured buffer area is accessed added.

	V1.00		V2.00
Page	Description	Page	Description
8-31	[8.4.1.3(1) Functional Overview]	8-33	[8.4.1.3(1) Functional Overview]
	Attempting to write to an area which has not been secured has no effect.		Writing to an area which has not been secured by the CPU has no effect, but access to such area by the
			hardware function DMAC leads to the generation of an exception.

No.21 8.4.1.3(2)(e) List of hardware function calls Error source of a hardware function call of the buffer allocator added.

	V1.00		V2.00
Page	Description	Page	Description
8–34	[8.4.1.3(2)(e) List of hardware function calls] (No description)	8–35	[8.4.1.3(2)(e) List of hardware function calls] The table below lists the hardware function calls. If an argument of a hardware function call is invalid, an invalid system call error code is returned in the return value register, R0.

No.22 8.4.1.3(2)(e) List of hardware function calls

Description of return values of HWFNC Buffer Return modified.

Description ardware function calls] ffer_Return]	Page 8-39	Description [8.4.1.3(2)(e) List of hardware function calls] [Table 8.6 HWFNC_Buffer_Return]
-	8-39	
ffer_Return]		[Table 8.6 HWFNC_Buffer_Return]
		[R0[2:0]: Result]
		3' b00x: Success
n call		3' b010: Invalid system call
t definable at the <mark>given address</mark> .		3' b011: A buffer is not definable at the address specified by R4.
ne buffer at the target address has already been released.		3' b100: The part of the buffer at the address specified by R5 has already been released.
	t definable at the given address.	t definable at the given address.



No.23 8.4.1.4(2) DMA for the Reception MAC

The maximum pieces of Rx information storable in BUFID corrected.

	V1.00	V2.00		
Page	Description	Page	Description	
8–39	[8.4.1.4(2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 63 pieces of information.	8-41	[8.4.1.4 (2) DMA for the Reception MAC] The BUFID can be read by the CPU and is capable of holding up to 32 pieces of information.	

No.24 8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller

Description of the individual functions of the Rx MAC DMA controller modified.

	V1.00	V2.00		
Page	Page Description		Description	
8-40	 [8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame control word is that the received frame is neither valid nor invalid. [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID or RX_ERR interrupt being issued. 	8-42	 [8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller] [Full release of the buffer] (2) The result of analyzing the Rx frame information is that the received frame is invalidated by HWFNC_MACDMA_RX_Control. [Judging whether a received frame is valid or invalid] Judgment of whether a received frame is valid or invalid leads to an RX_VALID (received frame normal) or RX_ERR (Ethernet reception frame error) interrupt being issued. 	
	(omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control.		(omitted) A specified source can be disabled by executing HWFNC_MACDMA_RX_Control. The frame which corresponds to the disabled source is discarded by full release of the buffer.	



TN-RIN-A024A/E

No.25 8.4.1.4(2)(a) Description of the Individual functions of the MAC DMA controller

RX Frame Control corrected to RX Frame Information and unused bits corrected to Reserved.



No.26 8.4.1.4(2)(b) Usage

Bit name corrected.

	V1.00	V2.00		
Page	Description		Description	
8-42	 [8.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LBID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0 	8-44	 [8.4.1.4(2)(b) Usage] [Example of reading and releasing a buffer] (3) The bits [15:0] read from the BUFID are bits [26:11] of the address where the acquired buffer starts. The individual bits of the address where the acquired buffer starts are configured as follows. [31:27]: 00001b [26:19]: Equivalent to the bits [15:8] in the BUFID ([26] of the start address is always 1; [25:19] are LLID[6:0]) [18:11]: Equivalent to the bits [7:0] in the BUFID (always 0) [10: 0]: Always 0 	

No.27 8.4.1.4(2)(c) List of hardware function calls

Description of R7 of HWFNC_MACDMA_RX_Enable corrected.

	V1.00			V2.00			
Page	Page Description			Page	Description		
8-43	-43 [8.4.1.4(2)(c) List of hardware function calls] [Table 8.7 HWFNC_MACDMA_RX_Enable] Argument registers		8-45	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.7 HWFNC_MACDMA_RX_Enable] Argument registers			
	R4[31:0]	Unused			R4[31:0]	Unused	
	R5[31:0] R6[31:0]	Unused Unused			R5[31:0] R6[31:0]	Unused Unused	
	R7[6:0] R7[31:8]	Reserved Unused	Always 0		R7[31:0]	Reserved	Always 0
	R7[31:8]	Unused					

<u>No.28</u> 8.4.1.4(2)(c) List of hardware function calls Description of R7 of HWFNC_MACDMA_RX_Disable corrected.

			V1.00	V2.00				
Page	e Description			Page		Description		
8-44	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.8 HWFNC_MACDMA_RX_Disable] Argument registers			8-46	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.8 HWFNC_MACDMA_RX_Disable] Argument registers			
	R4[0]	Forced reset	 0: This function is disabled while reception is in progress. 1: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled. 	-	R4[0]	Forced reset	 0: This function is disabled while reception is in progress. 1: If the reception DMAC is enabled, it is disabled even if reception is in progress (the reception DMAC is forcibly reset). Nothing is done if the reception DMAC is already disabled. 	
	R4[31:1] R5[31:0] R6[31:0]	Unused Unused Unused			R4[31:1] R5[31:0]	Unused Unused		
	R7[6:0] R7[31:8]	Reserved Unused	Always 0		R6[31:0] R7[31:0]	Unused Unused		
	THE I.O	Ondood						

No.29 8.4.1.4(2)(c) List of hardware function calls

Description of return values of HWFNC_MACDMA_RX_Errstat corrected.

	V1.00	V2.00		
Page	Page Description		Description	
8-45	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.10 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Rx Info FIFO Full [2]: Rx Data Size over 4096 word (16 KB)	8–47	[8.4.1.4(2)(c) List of hardware function calls] [Table 8.10 HWFNC_MACDMA_RX_Errstat] [R0[3:0]: Result] [1]: Always 0 [2]: The Rx data size is over 4096 words (16 KB).	

No.30 8.4.1.4(3)(d) List of hardware function calls

The maximum transmission size of HWFNC_MACDMA_TX_Start corrected.

	V1.00	V2.00			
Page	Description	Page	Page Description		
8-48	[8.4.1.4(3)(d) List of hardware function calls] [Table 8.11 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 16383 bytes.	8–50	[8.4.1.4(3)(d) List of hardware function calls] [Table 8.11 HWFNC_MACDMA_TX_Start] The number of bytes to be transferred at a time is from 1 to 2048 bytes.		

No.31 8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM

Description of transfer between the buffer RAM and the data RAM corrected.

V1.00			V2.00		
Page	Page Description		Description		
8–49	[8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, wait for its completion and check the returned value to see if there were errors.		[8.4.1.5(2)(a) Transfer between the buffer RAM and the data RAM] Calling the HWFNC_Direct_Memory_Transfer hardware function starts transfer between the buffer RAM and data RAM. After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, DMA transfer has been completed.		



No.32 8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM

Description of data replacement in the buffer RAM or data RAM added.

V1.00			V2.00		
Page	Description	Page Description			
8–49	[8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] (No description)	8-51	[8.4.1.5(2)(b) Replacing data in the buffer RAM or data RAM] After calling the function, confirm its completion by reading bit 29 of the R0 register. At this time, writing of the data pattern has been completed.		

No.33 8.4.1.5(2)(c) Transfer between the buffer RAMs

Description of transfer between the buffer RAMs added.

	V1.00	V2.00		
Page	Description	Page	Description	
8-49	[8.4.1.5(2)(c) Transfer between the buffer RAMs] (No description)	8–51	[8.4.1.5(2)(c) Transfer between the buffer RAMs] After calling the function, confirm its completion by reading bit 29 of the R0 register. However, DMA transfer has not been completed at this time. Check the completion of DMA transfer by means of the InterBuffer DMA transfer complete interrupt.	

No.34 8.4.1.5(2)(d) List of hardware function calls

Hardware Function Call name corrected.

	V1.00			V2.00		
Page	ge Description			Description		
8–50	-50 [8.4.1.5(2)(d) List of hardware function calls] Table 8.13 HWFNC_Direct_Memory_Transfer		8-52	[8.4.1.5(2)(d) List of hardware function calls] Table 8.13 HWFNC_Direct_Memory_Transfer		
	Name	HWFNC_Direct_Memory_Transfer		Name	HWFNC_Direct_Memory_Transfer	
	Function	Function Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM to the buffer RAM. Bata cannot be transferred from the buffer RAM.		Function	Transfers data from the data RAM to the buffer RAM or from the buffer RAM to the data RAM. Data cannot be transferred from the buffer RAM to the buffer RAM. For transfer from the buffer RAM to the buffer RAM, use <u>HWFNC INTBUF DMA Start</u> data transfer between the data RAMs is possible).	



No.35 8.4.1.5(2)(d) List of hardware function calls

Description of HWFNC_Direct_Memory_Replace added.

	V1.00			V2.00			
Page	Page Description		Page	Description			
8-51		rt of hardware function calls] FNC_Direct_Memory_Replace	8-53	[8.4.1.5(2)(d) List of hardware function calls] Table 8.14 HWFNC_Direct_Memory_Replace			
	Name	HWFNC_Direct_Memory_Replace		Name	HWFNC_Direct_Memory_Replace		
	Function	Replaces the specified memory area in the data RAM or buffer RAM with a defined data pattern. The number of words to be written must be at least four.		Function	Replaces the specified memory area in the data RAM or <u>buffer RAM with a defined</u> data pattern. The number of words to be written must be at least four. (A words unit is 32 bits)		

No.36 8.4.2 Interrupts

Description of the TX-FIFO error interrupt corrected.

	V1.00		V2.00	
Page	Description	Page	Description	
8-54	[8.4.2 Interrupts] [Table 8.17 Interrupts Related to Operations for Transmission] [INTETHTXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register leads to clearing of the retained information and restoring normal operation. Since this interrupt is generated as a pulse, de-asserting the interrupt source is not required.	8–56	[8.4.2 Interrupts] [Table 8.17 Interrupts Related to Operations for Transmission] [INTETHTXFIFOERR] This interrupt is generated when information is further updated while the GMAC_TXID/GMAC_TXRESULT register is holding the maximum number of items of information (four). Take care, since the oldest of the retained information will have been overwritten when this error occurs. Reading the GMAC_TXID/GMAC_TXRESULT register until the value of the GMAC_TXFIFO.TRBFR bit becomes 0 leads to clearing of the retained information and restoring normal operation.	



No.37 8.4.2 Interrupts

Description of interrupts corrected.

V1.00		V2.00	
Page	Description	Page	Description
8–55	[8.4.2 Interrupts] [Table 8.19 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMIICMP] [Ethernet pause packet transmission complete interrupt: INTETHPAUSECMP] (No description) (No description)	8–58	[8.4.2 Interrupts] [Table 8.19 Interrupts Related to Other Operations] [Ethernet MII management access complete interrupt: INTETHMII] [Ethernet pause packet transmission complete interrupt: INTETHPAUSE] [InterBuffer DMA transfer complete interrupt: INTBUFDMA] [InterBuffer DMA transfer error interrupt: INTBUFDMAERR]

No.38 8.4.3.1 Acquiring a Transmit Buffer

Description of return values of R0 corrected.

	V1.00		V2.00		
Page		Description	Page		Description
8-56	[8.4.3.1 Acquiring a Transmit E	Buffer]	8-60	[8.4.3.1 Acquiring a Transmit Bu	uffer]
	Register	Value		Register	Value
	R0	0xb and R0[29] = 1: Success		R0	2'b0x and R0[29] = 1: Success
		2'b10: Invalid system call			2'b10: Invalid system call
		2'b11: The buffer is insufficient.			2'b11: The buffer is insufficient.
	R1	Address where the secured memory block starts		R1	Address where the secured memory block starts



No.39 8.4.3.2 Creating TX Data

Allocation of Tx frame control information and Ethernet frame data shown in figure.



No.40 8.4.3.2(1) Tx frame control information

ICRC and APAD of Tx frame control information modified.

Note2 added for TCPIP ACC OFF

escription	Page 8-62, 8-63	[8.4.3.2(1) Tx frame control 31 30 001010100000000000000000000000000	
		31 30	
	8–63		
		mation srved RD[12:0]	eed 11 wed 11 wed 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		SD[
		montral info Rese	TX_EOR(1:0) Reserved Port1 Port1 Port0 Forced Forwarding Fansmit Timestamp Reserved TTAG TCPIP ACC OFF ITAG Reserved Reserved
		TX frame	Frame ID [31:0]
		Figure 8.13 TX Frame (Control Information Format
		Field Name	Description
Description		TX_WORD[12:0]	The number of words of the Ethernet frame for transmission. The number of valid bytes the last word is directed by using TX EOB[1:0].
		TX_EOB[1:0]	Octet up to which the last word in this frame is valid.
			00: 1 byte is valid.
			01: 2 bytes are valid.
			10: 3 bytes are valid.
			11: 4 bytes are valid.
		Port 1 Note1	Port 1 is used to enable forced forwarding of the Ethernet switch.
forced forwarding of the Ethemet switch			Port 0 is used to enable forced forwarding of the Ethernet switch.
		Forced Forwarding lote1	Enables forced forwarding of the Ethernet switch
-			When this function is enabled, a frame is output from the specified port regardless of the setting of the switch filter.
		Transmit Timestamp	Enables timestamping of transmission frames when the Ethernet switch is in use.
		TCPIP ACC OFF 1 ote2	1: Disables the TCPIP accelerator.
			0: Enables the TCPIP accelerator
		ITAG	Indicates that this frame has a VLAN Tag.
		ICRC	Indicates that this frame already has a CRC attached to it.
			The APAD field is ignored if this bit is set. <r></r>
-			Indicates that the frame is automatically padded if its length is shorter than 64 octets. <
		Frame ID[31:0]	An optional frame identifier is designated.
	Description f the Ethernet frame for transmission. The number of valid bytes ed by using TX_EOB[1:0]. st word in this frame is valid. forced forwarding of the Ethernet switch. for the Ethernet switch habled, a frame is output from the specified port regardless of the fr. ft transmission frames when the Ethernet switch is in use. forcelerator. ft transmission frames when the Ethernet switch is in use. for ceclerator. ft the specified port regardless of the first output from the specified port regardless of the first callerator. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the Ethernet switch is in use. ft transmission frames when the ft transmission frame switch transmission frames when the ft transmission	the Ethernet frame for transmission. The number of valid bytes ed by using TX_EOB[1:0]. st word in this frame is valid. forced forwarding of the Ethernet switch. forced forwarding of the Ethernet switch. ing of the Ethernet switch habled, a frame is output from the specified port regardless of the er. of transmission frames when the Ethernet switch is in use. accelerator. ccelerator has a VLAN Tag. written to the FIFO buffer already has a CRC attached to it. is padded since its length is shorter than 64 octets.	Description f the Ethernet frame for transmission. The number of valid bytes ed by using TX_EOB[1:0]. st word in this frame is valid. Port 1 Port 1



No.41 8.4.3.2(1) Tx frame control information

The formula for the transmission size of Tx frame control information corrected.

V1.00		V2.00	
Page	Description	Page	Description
8–58	[8.4.3.2(1) Tx frame control information]	8–63	[8.4.3.2(1) Tx frame control information] TCPIPACC Pad Size is 2 when Tx TCPIPACC is enabled (GMAC_ACC.TTCPIPEN = 1) and 0 when it is disabled.
	TX_LENGH [14:0] = (TX frame size - <mark>2</mark> + 3) (bytes)		TX_LENGH [14:0] = (TX Frame Size - TCPIPACC Pad Size + 3) (bytes)

<u>No.42</u> 8.4.3.2(2) Ethernet frame The transmission Ethernet frame data format modified.

	V1.00		V2.00	
Page	Description	Page	Description	
8–58	[8.4.3.2(2) Ethernet frame] The explanation in each field of the transmission Ethernet frame is indicated below.	8–64	[8.4.3.2(2) Ethernet frame] The transmission Ethernet frame data format and the description of the fields are given below.	
	[Type] Ethernet Type		[Type / Length] Ethernet Type or Length	
	(No description) (No description)		[VLAN Tag] [VLAN Info]	

No.43 8.4.3.2(2) Ethernet frame

Patterns of the transmission Ethernet frame data format added.

	V1.00		V2.00	
Page	Description	Page	Description	
8-58	[8.4.3.2(2) Ethernet frame]	8-65	[8.4.3.2(2) Ethernet frame]	
	(No description)	to	(a) When Tx TCPIP accelerator is enabled	
		8-66	(b) When Tx TCPIP accelerator is disabled	



No.44 8.4.3.3 Creating TX Descriptors

Restrictions on Tx descriptors deleted.

	V1.00		V2.00	
Page	Description	Page	Description	
8–60	 [8.4.3.3 Creating TX Descriptors] However, the following restrictions apply to this function. When the link long buffer is specified as a descriptor by setting the release bit = 1 Only the buffer including the address specified in the descriptor is released. Tracking of the linked buffer up to its release does not proceed. 	8–67	[8.4.3.3 Creating TX Descriptors] (Deleted)	

No.45 8.4.3.5 Completion of Transmission

Description of interrupt generation on the completion of transmission added.

	V1.00		V2.00	
Page	Description	Page	Description	
8–60	[8.4.3.5 Completion of Transmission] The transmission is completed by generating a transmission completed interrupt.	8–68	[8.4.3.5 Completion of Transmission] The Ethernet MACDMA transmission complete interrupt occurs when DMA transfer has been completed, and the Ethernet transmission complete interrupt occurs when MAC transmission has been completed.	

No.46 8.4.4.5 Rx Data Format

Description of alignment of the Rx data format modified.

V1.00		V2.00	
Page	Description	Page	Description
8-62	[8.4.4.5 Rx Data Format] Since the received frame information starts on a word boundary, the amount of padding at the end of the Ethernet frame varies with the frame size.	8–70	[8.4.4.5 Rx Data Format] Since the received frame information starts on a 64-bit boundary, the amount of padding following the Ethernet frame varies with the frame size.



No.47 8.4.4.5 Rx Data Format

Allocation of Ethernet frame data and Rx frame information shown in figure.





No.48 8.4.4.5(1) Rx frame information

Name of the FIFOFULL field corrected to FIFOOVF.

	V1.00		V2.00
Page	Description	Page	Description
8-64	[8.4.4.5(1) Rx frame information] (No entry)	8-71	[8.4.4.5(1) Rx frame information] [Figure 8.20 Rx frame information] 31 30 29 28 27 26 25 24 23 22 21 20 19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 10 29 28 27 26 25 24 23 22 21 20 19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 10 29 28 27 26 25 24 23 22 21 20 19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 10 29 8 7 6 5 4 3 2 1 0 1 10 10 9 8 7 6 5 4 3 2 1 0 1 10 10 9 8 7 6 5 4 3 2 1 0 10 10 10 10 10 10 10 10 10 10 10 10 10 1



No.49 8.4.4.5(1) Rx frame information

Description of the fields of Rx frame information modified.

	V1.00		V2.00	
Page	Description	Page	Description	
8-64	[8.4.4.5(1) Rx frame information] [IPV6NG] 1: Failure in the analysis of the IPv6 expansion header	8-71 to 8-72	[8.4.4.5(1) Rx frame information] [IPV6NG] 1: The IPv6 expansion header is Routing, Hop-by-Hop, or Destination Opt, and also the header length field is invalid.	
	[OUT_OF_LIST] 1: The protocol number outside of the expansion header list was detected in case of IPv6.		[OUT_OF_LIST] 1: The protocol number not listed below was detected in the expansion header in case of IPv6. 0x06 (TCP header) 0x11 (UDP header) 0x00 (Hop-by-Hop) 0x3C (Destination Opt) 0x2C (Fragment) 0x2B (Routing) 0x3B (No next header) 0x32 (ESP header) 0x33 (AH header)	
	[FIFOFULL] 1: The RX FIFO buffer is full.		<pre>[FIFOOVF] 1: The RX FIFO buffer overflows during frame reception. When this bit is set, received data may be invalid. [IPNG, TCPNG, IVP6NG, OUT_OF_LIST, TYPEIP, MAACL, PPPOE, VTAG] Note2 added</pre>	

No.50 8.4.4.5(1) Rx frame information

Note on the number of received bytes of Rx frame information modified.

	V1.00	V2.00		
Page	Description	Page	Description	
8-64	[8.4.4.5(1) Rx frame information] Note: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Gigabit Ethernet MAC (2 bytes) are also included in the number of received bytes.	8-72	 [8.4.4.5(1) Rx frame information] Note1: The FCS of an Ethernet frame (4 bytes) and padding of the MAC header to be inserted by the Rx TCPIP accelerator function (2 bytes) are also included in the number of received bytes. 2: These fields are invalid if TCPIP accelerator is disabled. 	

No.51 8.4.4.5(2) Rx Ethernet frame

Description of the Rx Ethernet frame format modified.

	V1.00	V2.00				
Page	Description	Page Description				
8-66	[8.4.4.5(2) Rx Ethernet frame] (No description) (No description) [Type] Ethernet type [FCS] Frame check sequence	8-73	[8.4.4.5(2) Rx Ethernet frame] [VLAN Tag] [VLAN Info] [Type / Length] Ethernet type or length [FCS] Frame check sequence If the Rx TCPIP accelerator function is enabled and the received packet has TCP/UDP, the FCS field is overwritten by the TCP/UDP checksum. This checksum can be used to calculate the total checksum of fragmented TCP/UDP packets.			

No.52 8.4.4.5(2) Rx Ethernet frame

Caution on recovery of the destination MAC address of the frame received while the management tag is enabled added.

V1.00			V2.00
Page	Description	Page	Description
8-66	[8.4.4.5(2) Rx Ethernet frame] (No caution)	8–74	[8.4.4.5(2) Rx Ethernet frame] Caution: If the AFILLTEREN bit of the GMAC_RXMODE register is set to 1, it is impossible to recover the destination MAC address because the MAC Add Entry field is invalid.

No.53 8.4.4.5(2) Rx Ethernet frame

Patterns of the Rx Ethernet frame data format added.

	V1.00		V2.00			
Page	Description	Page	Description			
8–66	[8.4.4.5(2) Rx Ethernet frame] (No description)	8-77	 [8.4.4.5(2) Rx Ethernet frame] (a) When Rx TCPIP accelerator is enabled and a frame has no TCP/UDP packet (b) When Rx TCPIP accelerator is enabled and a frame has TCP/UDP packets (c) When Rx TCPIP accelerator is disabled 			



No.54 8.4.5 TCPIP accelerator function

Description of the TCPIP accelerator function newly added.

	V1.00		V2.00
Page	Description	Page	Description
-	(No description)	8-78	[8.4.5 TCPIP accelerator function]
		to	
		8-79	

No.55 8.5.1 Appending Padding to the MAC Header Section within the TX Frame

Padding to the MAC header section within the Tx frame modified

	V1.00		V2.00
Page	Description	Page	Description
8–67	[8.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the data are handled in word units.	8-80	[8.5.1 Appending Padding to the MAC Header Section within the TX Frame] In the gigabit Ethernet MAC, a transmission frame is normally composed of the 14-byte MAC header plus 2 bytes of padding so that the TCPIP accelerator handles the data. (omitted) Refer to section 8.4.5.1, Transmission Using the TCPIP Accelerator, for detail.

No.56 8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception

Preca	Precaution on the Rx TCPIP accelerator added								
	V1.00	V2.00							
Page	Description	Page Description							
- (No description)		8-80	[8.5.2 Erroneous Judgment about Checksum Validation at Specific Packet Reception]						

No.57 8.5.3 Error of Rx Frame Information at RX FIFO Overflow

Precaution and workaround on Rx FIFO Overflow added

	V1.00		V2.00			
Page	Description	Page Description				
-	(No description)	8-80	[8.5.3 Error of Rx Frame Information at RX FIFO Overflow]			
		to				
		8-84				

No.58 8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding

Precaution and workaround on receiving the Frame more than 64 bytes with padding added

	V1.00		V2.00
Page	Description	Page	Description
-	(No description)	8-84	[8.5.4 Error of Rx Frame Information at Reception of the Frame more than 64 bytes with padding]
		to	
		8-85	

No.59 9.2 Characteristics

Interrupt and I/O signals of Ethernet Switch added

	V1.00			V2.00								
Page	Description	Page	Page Description									
9–2	[9.2 Characteristics] (No description)	9-2	[9.2 Characteristics] Interrupt Signals of Ethernet Switch									
									onnected t	Real-	Timer	
			Excep-ti on No.	Name	54 0	Interrupt Source	NVIC	HW- RTOS	DMAC	Time Port	TAUJ2 /TAUD	
			54 55 56	INTETHSW INTETHSWDLR	Ether S	WITCH Timer interrupt WITCH DLR interrupt WITCH SYNC interrupt	0	0	0	0	0	
				s of Ethernet Switch			U	0	Ŭ			
			F	Pin Name	I/O	Function		Share	ed Port	Ac	tive	
			ETHSWS	SYNCOUT	0	EtherSwitch event output		P24		High		



No.60 11.1 Features

Notation of pin functions unified

	V1.00	V2.00	
Page	Description	Page	Description
11-2	 [11.1 Features] Static memory control SRAM (synchronous, asynchronous), external I/O connection Four chip select signals (CSZ0 to CSZ3) can be used. CSZ0: 1000 0000H to 13FF_FFFFH (64 MB) CSZ1: 1400 0000H to 17FF_FFFFH (64 MB) CSZ2: 1800 0000H to 1FFF_FFFFH (64 MB) CSZ3: 1C00 0000H to 1FFF_FFFFH (64 MB) CSZ3: 1C00 0000H to 1FFF_FFFFH (64 MB) Programmable wait Memory access frequency setting (1/2 to 1/6 the frequency of 100 MHz) Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be used. Up to 16 bursts can be transferred. Remark: Cs areas can be assigned to the area between addresses 1000 0000H and 1FFF_FFFFH by using the SMADSEL register. (Specifiable in 16 MB units)	11-1 11-2	[11.1 Features] • Static memory control - SRAM (synchronous, asynchronous), external I/O connection - Four chip select signals (CSZ0 to CSZ3) can be used. CSZ0: 1000_0000H to 13FF_FFFH (64 MB) CSZ1: 1400_0000H to 17FF_FFFH (64 MB) CSZ2: 1800_0000H to 1FFF_FFFH (64 MB) CSZ3: 1C00_0000H to 1FFF_FFFH (64 MB) USZ3: 1C00_0000H to 1FFF_FFFFH (64 MB) UP to four wait signals (WAITZ, WAITZ1 to VAITZ3) can be used. Up to four wait signals (WAITZ, WAITZ1 to WAITZ3) can be used. Up to 16 bursts can be transferred. Remark: Chip select areas can be assigned to the area between addresses 1000 0000H and 1FFF_FFFFH by using the SMADSEL register. (Specifiable in 16 MB units)
	 WAITZ signal control Up to four WAITZ signals can be used (WAITZ, WAITZ1 to 3). The active level of the WAITZ signal can be changed. BUSCLK signal masking Output the BUSCLK signal only when the CSZx signal is active. Write enable control Keep the WRZx signal active while the CSZx signal is active. Control of data read timing: Read data and WAIT signal Read data and the WAITZx signal are taken in at the rising edge of BUSCLK. Read data and the WAITZx signal are taken in at the falling edge of BUSCLK. 		 Wait signal control Up to four wait signals (WAITZ, WAITZ1 to 3) can be input. The active level of the wait signal can be changed. BUSCLK signal masking Output the BUSCLK signal only while the CSZ0 to CSZ3 signal is active. Write enable control Keep the WRZ0 to WRZ3 signal active while the CSZ0 to CSZ3 signal is active. Control of data read timing: Read data and wait signals Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are fetched at the rising edge of BUSCLK. Read data and the wait signals (WAITZ, WAITZ1 to WAITZ3) are fetched at the falling edge of BUSCLK



No.61 11.2 Control Registers

Register name and symbol modified, non-supported register (SMCBUFMD) deleted

	V1.00				V2.00					
Page	Description			Page	Description					
11-3	[11.2 Control Registers]			11-3	[11.2 Control Registers]					
	Table 11.1 Synchronous Burst Access Memory Controller	Control Registers			Table 11.1 Synchronous Burst Access Memory Controller	Control Registers				
	WAITZ select register	WAITZSEL	BASE + 0108H		Wait signals select register	WAITZSEL	BASE + 0108H			
	Synchronous burst access memory controller area select register 0	SMADSEL0	BASE + 0110H		Synchronous burst access memory controller area select register 0	SMADSEL0	BASE + 0110H			
	Synchronous burst access memory controller area select register 1	SMADSEL1	BASE + 0114H		Synchronous burst access memory controller area select register 1	SMADSEL1	BASE + 0114H			
	Synchronous burst access memory controller area select register 2	SMADSEL2	BASE + 0118H		Synchronous burst access memory controller area select register 2	SMADSEL2	BASE + 0118H			
	Synchronous burst access memory controller area select register 3	SMADSEL3	BASE + 011CH		Synchronous burst access memory controller area select register 3	SMADSEL3	BASE + 011CH			
	BUSCLK division setting register	BCLKSEL	BASE + 0120H		Bus clock division setting register	BCLKSEL	BASE + 0120H			
	Synchronous burst access memory controller operation setting register	SMC352MD	BASE + 0124H		Synchronous burst access memory controller operation setting register	SMC352MD	BASE + 0124H			
	SMC352 buffer control register	SMCBUFMD	BASE + 0128H		Synchronous burst access memory controller direct command register	DIRECT_CMD	400A 8010H			
	SMC direct command register	DIRECT_CMD	400A 8010H		Synchronous burst access memory controller cycle setting register	SET_CYCLES	400A 8014H			
	SMC cycle setting register	SET_CYCLES	400A 8014H		Synchronous burst access memory controller mode setting register	SET_OPMODE	400A 8018H			
	SMC mode setting register	SET_OPMODE	400A 8018H		Synchronous burst access memory controller refresh setting register	REF_PERIOD0	400A 8020H			
	SMC refresh setting register	REF_PERIOD0	400A 8020H		Synchronous burst access memory controller CSZ0 cycle register	SRAM_CYCLES0_0	400A 8100H			
	SMC CS0 cycle register	SRAM_CYCLES0_0	400A 8100H		Synchronous burst access memory controller CSZ0 mode register	OPMODE0_0	400A 8104H			
	SMC CS0 mode register	OPMODE0_0	400A 8104H		Synchronous burst access memory controller CSZ1 cycle register	SRAM_CYCLES0_1	400A 8120H			
	SMC CS1 cycle register	SRAM_CYCLES0_1	400A 8120H		Synchronous burst access memory controller CSZ1 mode register	OPMODE0_1	400A 8124H			
	SMC CS1 mode register	OPMODE0_1	400A 8124H		Synchronous burst access memory controller CSZ2 cycle register	SRAM_CYCLES0_2	400A 8140H			
	SMC CS2 cycle register	SRAM_CYCLES0_2	400A 8140H		Synchronous burst access memory controller CSZ2 mode register	OPMODE0_2	400A 8144H			
	SMC CS2 mode register	OPMODE0_2	400A 8144H		Synchronous burst access memory controller CSZ3 cycle register	SRAM_CYCLES0_3	400A 8160H			
	SMC CS3 cycle register	SRAM_CYCLES0_3	400A 8160H		Synchronous burst access memory controller CSZ3 mode register	OPMODE0_3	400A 8164H			
	SMC CS3 mode register	OPMODE0_3	400A 8164H							

No.62 11.2.1 Wait Signal Selection Register (WAITZSEL) Register name modified, notation of pin functions unified

V1.00			V2.00			
Description			Description			
elec	ction Register (WAITZSEL)]	11-4 11-5	Bit Position Bit 31 to 28 E3 27 to 16 - 15 to 12 W	Wait Signals Selection Register (WAITZSEL)]		
ne	Function		Bit Position	Bit name	Function	
	Reserved. When writing to these bit, write 0. When read, 0 is returned.		31 to 28	ESWT3 to	Select the active level of the wait input signals (WAITZ, WAITZ1 to WAITZ3).	
3 to)	0: Active low			ESWT0	0: Active low 1: Active high	
	1: Active high			-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	
₿n	Specify whether to enable the WAITZ3 input signal for each CSZ area. 0000: Use the WAITZ3 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		15 to 12	WSEL3n	Specify whether to enable the WAITZ3 input signal for each chip select area. 0000: Use the WAITZ3 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.	
2n	Specify whether to enable the WAITZ2 input signal for each CSZ area. 0000: Use the WAITZ2 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ2 area.		11 to 8	WSEL2n	Specify whether to enable the WAITZ2 input signal for each chip select area. 0000: Use the WAITZ2 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ2 area.	
In	Specify whether to enable the WAITZ1 input signal for each CSZ area. 0000: Use the WAITZ1 pin as the WAIT pin xxx1: Enable input from the WAITZ pin for access to the CSZ0 area. xx1x: Enable input from the WAITZ pin for access to the CSZ1 area. x1xx: Enable input from the WAITZ pin for access to the CSZ2 area. 1xxx: Enable input from the WAITZ pin for access to the CSZ3 area.		7 to 4	WSEL1n	Specify whether to enable the WAITZ1 input signal for each chip select area. 0000: Use the WAITZ1 pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.	
3 n	n = 0 to 3		3 to 0	WSEL0n	Specify whether to enable the WAITZ input signal for each chip select area. 0000: Use the WAITZ pin as the WAIT pin xxx1: Enable input from the wait pin for access to the CSZ0 area. xx1x: Enable input from the wait pin for access to the CSZ1 area. x1xx: Enable input from the wait pin for access to the CSZ2 area. 1xxx: Enable input from the wait pin for access to the CSZ3 area.	
			Remark:	n = 0 to 3	xxx1: Enable ir xx1x: Enable ir x1xx: Enable ir	



TN-RIN-A024A/E

No.63 11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

Caution modified

	V1.00	V2.00		
Page	Description		Description	
11-6	[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)]		[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL to SMADSEL3)]	
	Caution: Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them.		Caution: When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.	

No.64 11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 to SMADSEL3)

V1.00			V2.00	
age	Description	Page	Description	
-	Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL0 IDSEL3)]	11-7	[11.2.2 Synchronous Burst Access Memory Controller Area Select Registers (SMADSEL to SMADSEL3)]	
	 The total size of all CSZ areas is 256 MB. The specifiable address space is from 1000 0000H to 1FFF FFFFH. The CSZ areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them. rrk: Example of address area calculation Base address ([31:24]) = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H		Cautions 1. The total size of al CSZn areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CSZn areas must not overlap. Specify base addresses and sizes such that the CSZ areas do not overlap. 4. When setting these registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them. Remarks 1. Example of address area calculation Base address [[31:24]] = access address [31:24] and size value [7:0] If the CSZ1 area is allocated from addresses 1300 0000H to 13FF FFFFH SMADSEL1: 1300_00FFH If the CSZ1 area is allocated from addresses 1800 0000H to 1FFF FFFFH SMADSEL1: 1800_00F8H	


No.65 11.2.3 Bus Clock Division Setting Register (BCLKSEL)

Register name modified, supplementary description added, unnecessary description deleted, external memory area explicitly noted

			V1.00		V2.00		
Page			Description	Page			Description
11-8	[11.2.3 BUSCLK Division Setting Register (BCLKSEL)] This register is used to divide BUSCLK for the external memory interface used for the synchronous burst access memory controller. A division factor of 2 to 6 can be specified. Cautions 1. This register is only writable after protection has been released by a special sequence of			11-8	This regist	er is used to f onous burst a	sion Setting Register (BCLKSEL)] frequency-divide the internal bus clock and BUSCLK pin (100 MHz) when access memory controller is used. The division ratio ranges from divided
		protect No spe 2. Access	to the system protection command register (SYSPCMD). For how to release ion, see the description of the system protection command register (SYSPCMD). cial sequence is required for reading the register. to the memory controller area is prohibited while these registers are being set re programs in another area before running them.		Cautions	writing to protection No specia 2. When sett	ter is only writable after protection has been released by a special sequence of the system protection command register (SYSPCMD). For how to release a, see the description of the system protection command register (SYSPCMD). I sequence is required for reading the register. ting this register, only do so while the external memory area (1000 0000H to FH) is not accessed. Store programs in another area before running them.
	Bit Position	Bit Name	Function				
	31 to 4 3 to 0	BCLK2 to 0	Reserved. When writing to these bits, write 0. When read, 0 is returned. Select the division factor of BUSCLK used by the external memory interface.		Bit Position	Bit name	Function
			000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (initial value) (Duty ratio: High 1, Low 1) Other than above: Setting prohibited		31 to 4 3 to 0	- BCLK2 to 0	Reserved. When writing to these bit, write 0. When read, 0 is returned. Select the division ratio of the internal bus clock and the BUSCLK pin (100 MHz). 000: Divided by 2 (Duty ratio: High 1, Low 1) 001: Divided by 3 (Duty ratio: High 1, Low 2) 010: Divided by 4 (Duty ratio: High 1, Low 1) 011: Divided by 5 (Duty ratio: High 2, Low 3) 100: Divided by 6 (Duty ratio: High 1, Low 1) 001: Divided by 5 (Duty ratio: High 1, Low 3)



No.66 11.2.4 Synchronous Burst Access Memory Controller Operation MODE Setting Register (SMC352MD)

Register name changed, description for the SMCCLKTH bit modified, external memory area explicitly noted, notation of pin functions unified

			V1.00			V2.00		
e	Description			Page	Description			
9	[11.2.4 Sy (SMC352M Caution 2		Burst Access Memory Controller Operation Setting Register	11-9	[11.2.4 Syn (SMC352M Caution 2		Burst Access Memory Controller Operation Mode Setting Registe	
			controller area is prohibited while these registers are being set up. Store a before running them.		When setti FFFFH) is	ng this regis not accessed	ster, only do so while the external memory area (1000 0000H to 1FF d. Store programs in another area before running them.	
	Bit Position	Bit name	Function		Bit Position	Bit name	Function	
	31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.		31 to 5	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	
	4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.		4	MAGTD1	Fix the output from the MA16 to MA26 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA16 to MA26 pins to low level.	
	3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.		3	MAGTD0	Fix the output from the MA0 to MA15 pins to low level. (Pins that function alternately as port pins output a low level only when used as port pins.) Note 1 0: Regular usage 1: Fix the output from the MA0 to MA15 pins to low level.	
	2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.		2	SMCRDLTH	Select the SRAM read timing Note 2 0: SRAM data is latched at the rising edge of BUSCLK. 1: SRAM data is latched at the falling edge of BUSCLK.	
	1	SMCWETH	Select the SRAM WRZn output mode. 0: SRAM WRZn stays active during the period specified by the T_WP bit of the SET_CYCLE register. 1: After WRZn is asserted, SRAM WRZn stays active while the CS signal is active.		1	SMCWETH	Select the SRAM WRZ0 to WRZ3 output mode. 0: SRAM WRZ0 to WRZ3 stays active during the period specified by the T_WP bit of the SET_CYCLES register. 1: After WRZ0 to WRZ3 is asserted, SRAM WRZ0 to WRZ3 stays active while the CSZ to 0273 stars is active.	
	0	SMCCLKTH	 Select the SRAM clock output mode. 0: The SMC clock output signal is output as is. 1: The clock signal is output only while the CS signal is active. 		0	SMCCLKTH	CSZ3 signal is active. Select the SRAM BUSCLK output mode. 0: The internal clock signal of the synchronous burst access memory controller is output as is. 1: The clock signal is output only while the CSZ0 to CSZ3 signal is active. The timing examples in each mode are shown in 11.3.1(2), BUSCLK Masking.	



No.67 11.2.5 SMC352 Buffer Control Register(SMCBUFMD)

Section deleted

	V1.00	V2.00				
Page	Description	Page	Description			
11-9	[11.2.5 SMC352 Buffer Control Register (SMCBUFMD)]	-	(concerned section deleted)			

No.68 11.2.5 Synchronous Burst Access Memory Controller Direct Command Register (DIRECT_CMD)

Register names in the description modified, remark added, notation of pin functions unified

			V1.00				V2.00	
Page			Description	Page	Page Description			
11-11	(DIRECT_0 This register mode setti register in o the corresp	CMD)] er is used to ng register each CS area onding regist	apply the values set to the cycle setting register (SET_CYCLE) and (SET_OPMODE) to the SET_CYCLE register and SET_OPMODE a. By writing to this register, the values to these registers are applied to ers in each CS area.	11-10	(DIRECT_0 This register cycle setting setting register (S register (O	CMD)] er is used to a ng register (S ister (SET_OF RAM_CYCLE PMODE0_n)	urst Access Memory Controller Direct Command Register apply the values set in the synchronous burst access memory controller ET_CYCLES) and synchronous burst access memory controller mode PMODE) to the synchronous burst access memory controller CSZn cycle (S0_n) and synchronous burst access memory controller CSZn mode in each chip select area. By writing to this register, the values in these	
	Bit Position	Bit name	Function		registers a	re applied to t	he corresponding registers in each chip select area.	
	31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.		Bit Position	Bit name	Function	
	25 to 23	CHIP_NMBR	Specify the CS number. 000: Apply values to the CS0 registers.		31 to 26, 20 to 0	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.	
		001: Apply values to the CS1 registers. 010: Apply values to the CS2 registers. 011: Apply values to the CS3 registers. 1xx: Setting prohibited		25 to 23	CHIP_NMBR	Select the chip select area to which the register values are applied. 000: Apply values to the CSZ0 registers. 001: Apply values to the CSZ1 registers. 010: Apply values to the CSZ2 registers.		
	22, 21 CMD_TYPE Speci	Specify the command type. 10: Register update				011: Apply values to the CSZ3 registers. 1xx: Setting prohibited		
			Other than above: Setting prohibited		22, 21	CMD_TYPE	Specify the command type. 10: Register update Other than above: Setting prohibited	
					Remark:	n = 0 to 3		

No.69 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)

Register name modified, notation of pin functions unified

			V1.00		V2.00				
Page			Description	Page			Description		
1-12	This register Specify val	[11.2.7 Cycle Setting Register (SET_CYCLE)] This register is used to specify the clock cycles used for access to SRAM. Specify values in this register and SMC mode setting register, and then apply the values to each CS area by using the SMC direct command register.				[11.2.6 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)] This register is used to specify the clock cycles used for access to SRAM. Specify values in this register and synchronous burst access memory controller mode setting register (SET OPMODE), and then apply the values to each chip select area by using the			
	Bit Position	Bit name	Function		synchronou	us burst acce	ess memory controller direct command register (DIRECT_CMD).		
	31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.		Bit Position	Bit name	Function		
	20	WE_TIME	Specify when to assert the WRSTBZ signal.		31 to 21	-	Reserved. When writing to these bit, write 0. When read, 0 is returned.		
			This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CS signal is asserted.		20	WE_TIME	Specify when to assert the WRSTBZ signal.		
			1: The same time as the CSZ signal is asserted.				This setting is enabled when performing asynchronous access in multiplexed bus mode. 0: 2 cycles after the CSZ0 to CSZ3 signal is asserted.		
	19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR)				1: The same time as the CSZ0 to CSZ3 signal is asserted.		
	000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are	19 t	19 to 17	T_TR	Specify the turnaround time inserted between SRAM access cycles. (tTR) 000: Setting prohibited 001: 1 clock cycle 				
			performed: - Read access -> Write access				111: 7 clock cycles The turnaround time is inserted when the following types of consecutive access are performed:		
			 Write access -> Read access Read access -> Read access to another CS area 				- Read access -> Write access		
	16 to 14	T_PC	The turnaround time is always inserted in multiplexed bus mode. Specify the page access time when reading a page. (tPC)				 Write access -> Read access Read access -> Read access to another chip select area The turnaround time is always inserted in multiplexed bus mode. 		
			Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles		16 to 14	T_PC	Specify the page access time when reading a page. (tPC) Page access is enabled when performing asynchronous access in separate bus mode. 000: Setting prohibited 001: 1 clock cycle		
	13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP)				 111: 7 clock cycles		
			000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS signal is active, regardless of the value set to the T_WP signal.		13 to 11	T_WP	Specify the time during which WRSTBZ is asserted. (tWP) 000: Setting prohibited 001: 1 clock cycle 111: 7 clock cycles If the SMCWETH bit of the SMC352MD register is 1, the WRSTBZ signal remains active while the CS20 to CS23 signal is active, regardless of the value set to the T_WP signal.		



No.70 11.2.6 Synchronous Burst Access Memory Controller Cycle Setting Register (SET_CYCLES)

Note to the T_WC and T_RC bits moved to Note 2, notation of pin functions unified, supplementary descriptions added to the T_CEOE, T_WC, and T_RC bits, notation of pin functions unified

			V1.00				V2.00
Page			Description	Page			Description
11-13	[11.2.7 Cy	cle Setting I	Register (SET_CYCLE)]	11-12	[11.2.6 Sy (SET_CYC		Burst Access Memory Controller Cycle Setting Register
	Bit Position	Bit name	Function		Bit Position	Bit name	Function
	10 to 8	T_CEOE	Specify when to assert the RDZ signal. (tCEOE) Note 000: Setting prohibited 001: 1 clock cycle after the CS signal is asserted 111: 7 clock cycles after the CS signal is asserted		10 to 8	T_CEOE	Specify the time from assertion of the CSZ0 to CSZ3 signal to assertion of the RDZ signal. (tCEOE ^{Noce1}) 000: Setting prohibited 001: The RDZ signal is asserted 1 clock cycle after the CSZ0 to CSZ3 signal is asserted.
	7 to 4	T_WC	Specify when to start writing data. (tWC)				111: The RDZ signal is asserted 7 clock cycles after the CSZ0 to CSZ3 signal is asserted.
			000x: Setting prohibited 0010: 2 clock cycles after the CS signal is asserted 1111: 15 clock cycles after the CS signal is asserted Caution: Setting 2 clock cycles is prohibited in multiplexed bus mode. Specify a setting from 0011 to 1111.		7 to 4	T_WC ^{Note3}	Specify the time from assertion of the CSZ0 to CSZ3 signal to the start of writing. (tWC ^{Note2}) 000x: Setting prohibited 0010: Writing starts 2 clock cycles after the CSZ0 to CSZ3 signal is asserted. 1111: Writing starts 15 clock cycles after the CSZ0 to CSZ3 signal is asserted. In single access, the value set in T_WC is the period where the CSZ0 to CSZ3 signal is asserted.
	3 to 0	T_RC	Specify when to start reading data. (tRC) 000x: Setting prohibited 0010: 2 clock cycles after the CS signal is asserted 1111: 15 clock cycles after the CS signal is asserted Caution: Setting 2 clock cycles is prohibited in multiplexed bus mode. Specify a setting from 0011 to 1111.		3 to 0	T_RC Note4	Specify the time from assertion of the CSZ0 to CSZ3 signal to the start of reading. (tRC ^{Note2}) 000x: Setting prohibited 0010: Reading starts 2 clock cycles after the CSZ0 to CSZ3 signal is asserted. 1111: Reading starts 15 clock cycles after the CSZ0 to CSZ3 signal is asserted. In single access, the value set in T_RC is the period where the CSZ0 to CSZ3 signal is asserted.
	Nc	time of - Asyno	p in the following ranges is recommended for bus fight prevention at the multiplexer mode. chronous access mode: Set up in the range from 011 to 111. hronous access mode: Set up in in the range from 010 to 111.		2. 4.	multiplexer m - Asynchronou - Synchronou Setting 2 cloo Specify a sett When a wait o asserted. For Access (4-be When a wait o	bus access mode: Set up in the range from 011 to 111. Is access mode: Set up in the range from 010 to 111. Ex cycles is prohibited in multiplexed bus mode. Thing from 0011 to 1111. Doccurs, the write cycle is extended for a period during which the wait signal is details, see Figure 11.23, Synchronous SRAM, Separate Bus Mode, Burst Write at), ADVZ Enabled. Doccurs, the read cycle is extended for a period during which the wait signal is details, see Figure 11.23, Synchronous SRAM, Multiplexed Bus Mode, Read



No.71 11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)

Register names in the description modified, description for the ADV bit modified, note for the WR_BL bit changed to an independent note, notation of pin functions unified

V1.00 Page Description Pa						V2.00
e		Description	Page			Description
(SET_O This reg Specify	PMODE)] ister is used to s values in this reg	urst Access Memory Controller Mode Setting Register pecify the mode for access to SRAM. jister and SMC cycle setting register, and then apply the values to each IC direct command register.	11-13	(SET_OPN This register Specify va register (S	IODE)] er is used to sp lues in this re ET_CYCLES)	urst Access Memory Controller Mode Setting Register becify the mode for access to SRAM. egister and synchronous burst access memory controller cycle setti , and then apply the values to each chip select area by using t s memory controller direct command register (DIRECT_CMD).
Bit Positi	on Bit name	Function			1	
31 to 16	-	Reserved. When writing to these bit, write 0.		Bit Position	Bit name	Function
15 to 13	BURST_ALIGN	Specify the burst boundary.		31 to 16	-	Reserved. When writing to these bit, write 0.
		000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary Other than above: Setting prohibited		15 to 13	BURST_ALIGN	Specify the burst boundary. 000: No burst boundary 001: 32-data boundary 010: 64-data boundary 011: 128-data boundary 100: 256-data boundary
12	BLS_TIME	Specify when to assert the BENZ signal.				Other than above: Setting prohibited
		0: The same time as the CSZ signal is asserted. (Used as byte enable.)1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.)		12	BLS_TIME	Specify when to assert the BENZ0 to BENZ3 signal. 0: The same time as the CSZ0 to CSZ3 signal is asserted. (Used as byte enable.)
11	ADV	 Specify whether to enable or disable the ADVZ pin. 0: The ADVZ signal is fixed to high. 1: The address becomes valid when the ADVZ signal is low level. The operation is as follows when the ADVZ pin is enabled: The ADVZ signal remains active while the CS signal is active during asynchronous access in separate bus mode. Under any other conditions, the ADVZ signal remains active only for the first clock cycle. 		11	ADV	1: The same time as the WRSTBZ signal is asserted. (Used as write byte enable.) Specify whether to enable or disable the ADVZ pin. 0: Disabled (the ADVZ signal is fixed to high). 1: Enabled (the address becomes valid when the ADVZ signal is low level). The operation is as follows when the ADVZ pin is enabled: - The ADVZ signal remains active while the CSZ0 to CSZ3 signal is active during asynchronous access in separate bus mode.
10	-	Reserved. When writing to this bit, write 0.				- Under any other conditions, the ADVZ signal remains active only for the first clock cycle
9 to 7	WR_BL	Specify the burst length for write access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous access. Other than above: Setting prohibited		10 9 to 7	- WR_BL	Reserved. When writing to this bit, write 0. Specify the burst length for write access. 000: Single access ^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks 011: Up to 16 data blocks 0ther than above: Setting prohibited



No.72 11.2.7 Synchronous Burst Access Memory Controller Mode Setting Register (SET_OPMODE)

Note for the RD_BL bit changed to an independent note, notation of pin functions unified

			V1.00				V2.00			
Page		Description					Description			
11-15	[11.2.8 Syl (SET_OPN		Burst Access Memory Controller Mode Setting Register	11-14	[11.2.7 Syr (SET_OPN		Burst Access Memory Controller Mode Setting Register			
	Bit Position	Bit name	Function		Bit Position	Bit name	Function			
	6	WR_SYNC	Specify the access mode for write access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.		6	WR_SYNC	Specify the access mode for write access. 0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.			
	5 to 3	RD_BL	Specify the burst length for read access. 000: Single access 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Only single access can be specified when performing asynchronous page read access.		5 to 3	RD_BL RD_SYC	Specify the burst length for read access. 000: Single access ^{Note} 001: Up to 4 data blocks 010: Up to 8 data blocks 011: Up to 16 data blocks 011: Up to 16 data blocks Other than above: Setting prohibited Specify the access mode for read access.			
	2	RD_SYC	Other than above: Setting prohibited Specify the access mode for read access. 0: Asynchronous access 1: Synchronous access			1,0	MW	0: Asynchronous access 1: Synchronous access The BUSCLK pin does not output a clock signal during asynchronous access.		
	1, 0	MW	The BUSCLK pin does not output a clock signal during asynchronous access. Specify the data bus width. When accessing the CS0 area, the BUS32EN pin determines the data bus width regardless of the setting in this field. 00: Setting prohibited 01: 16 bits							
			10: 32 bits 11: Setting prohibited			Only single ac setting is proh	cess can be specified when performing asynchronous access. Otherwise, ibited.			



No.73 11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)

Caution modified

	V1.00	V2.00			
Page	Description	Page	Description		
11-16	[11.2.9 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)] Caution: Set 0x000_0001 in this register if the SMCWETH bit of the SMC352MD register is set to 1 enabling use of the address/data signal in separate bus mode.	11-15	[11.2.8 Synchronous Burst Access Memory Controller Refresh Setting Register (REF_PERIOD0)] Caution: Set 0x0000_0001 in this register if the SMCWETH bit of the SMC352MD register is set to 1 enabling use of the address/data signal in separate bus mode.		

<u>No.74</u> 11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM CYCLES0 n) Register name and symbol modified

	V1.00	V2.00				
Page	Description	Page	Description			
11-17	[11.2.10 Synchronous Burst Access Memory Controller CSn Cycle Setting Registers (SRAM_CYCLES0_n)]	11-16	[11.2.9 Synchronous Burst Access Memory Controller CSZn Cycle Setting Registers (SRAM_CYCLES0_n)]			
	The setting of each bit is the same as that of the SMC cycle setting register.		The information set in the synchronous burst access memory controller cycle setting register (SET_CYCLES) can be read from each bit.			

No.75 11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0 to OPMODE0_3) Register name and symbol modified

Regist	register name and symbol modified							
	V1.00		V2.00					
Page	Description	Page	Description					
11-18	[11.2.11 Synchronous Burst Access Memory Controller CSn Mode Registers (OPMODE0_0 to OPMODE0_3)]	11-17	[11.2.10 Synchronous Burst Access Memory Controller CSZn Mode Registers (OPMODE0_0 to OPMODE0_3)]					
	The value set to the SMC mode setting register can be referenced by using the lower-order 16 bits of each register.		The value set in the synchronous burst access memory controller mode setting register (SET_OPMODE) can be referenced by using the lower-order 16 bits of each register.					



No.76 11.2.11 Register Setup Procedure

Register symbol modified, non-supported register (DMCBUFMD) deleted, notation of pin functions unified





No.77 11.3.1 Bus Clock Control Function

Section title and section structure modified, a diagram for BUSCLK masking operation divided into two

	V1.00		V2.00
Page	Description	Page	Description
11-20	[113.1 Bus Clock Selection] When using the synchronous burst access memory controller, the bus clock for the external memory interface (BUSCLK) can be used by dividing the system clock (100 MHz). By default, the system clock is divided by 5. A division factor of 2 to 6 can be selected. The bus clock is only output during synchronous SRAM access Nete. • Division ratio: 1/2, 1/3, 1/4, 1/5, 1/6 Note: The bus clock is output for the CS active period + 1 cycle. Remark: If the system clock is divided by 3, the duty ratio of the bus clock is 33.33% high. If the system clock is divided by 3, the duty ratio of the bus clock is 40% high. For other division factors, the duty ratio of the bus clock is 50%. The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMC352MD register. SYSTEM Clock (HCLK) SYSTEM Clock (HCLK) (HCLK) (SZn "SYSTEM Clock Mesk Operation Period of maskable (Mask valid) (HCLK) (Mask valid) Period of maskable (Mask valid) Figure 11.2 Bus Clock Mesk Operation	11-19	[11.3.1 Bus Clock Control Function] (1) BUSCLK Division When using the synchronous burst access memory controller, the bus clock for the external memory interface (BUSCLK) can be used by dividing the system clock (100 MHz). By default, the system clock is division factor of 2 to 6 can be selected. The bus clock is only output during synchronous SRAM access Note. • Division ratio: 1/2, 1/3, 1/4, 1/5, 1/6 Note: The bus clock is output for the CS active period + 1 cycle. Remark: If the system clock is divided by 3, the duty ratio of the bus clock is 33.33% high. If the system clock is divided by 5, the duty ratio of the bus clock is 40% high. For other division factors, the duty ratio of the bus clock is 50%. (2) BUSCLK Masking The bus clock (BUSCLK) can be output for the period in which the CSZn signal is active, which is specified by the SMC352MD register. Image: CSZn Image: CSZn Image: BuscLK Image: BuscLK Use Lt Image: BuscLK Image: BuscLK Image: Bus



No.78 11.3.2 Address Output

External address pin names and size of the address space modified

		V1.00		V2.00						
Page		Description		Page		Description				
11-20	memory differs	ss Output] gnal output from the synchronous burst acc depending on the external bus width, h starting from the A1 pin regardless of the bu	nowever, the valid address signal is	11-20	[11.3.2 Address Output] The address signal output from the synchronous burst access memory controller to the external memory differs depending on the external bus width, however, the valid address signal is always output starting from the MA1 pin regardless of the bus width.					
	Bus Width	Bus Width Address on Memory Map (4 GB Space) Assignment of External Address Pins			Bus Width	Address on Memory Map (256 MB Space)	Assignment of External Address Pins			
	32 bits	Address28 to Address2 bits	A27 to A1 pins		32 bits	Address28 to Address2 bits	MA27 to MA1 pins			
	16 bits Address27 to Address1 bits A27 to A1 pins			16 bits	Address27 to Address1 bits	MA27 to MA1 pins				

No.79 11.3.3 Address/Data Multiplexing Feature

Table	to	ex	olain	the	feature	added	

	V1.00				V2.0	00		
Page	Description	Page	Description					
Page 11-21	Description [11.3.3 Address/Data Multiplexing Feature] (no applicable table)	-	External SRAM pins MA27 to MA1 MD31 to MD16 MD15 to MD0	In separa (ADMUX 16-bit bus mode (BUS32EN = 0) Address27 to Address1	De Dexing Feature MODE = 0) 32-bit bus mode (BUS32EN = 1) Address28 to Address2 Data31 to Data16 Data15 to Data0	In multiple:	xed bus mode (MODE = 1) 32-bit bus mode (BUS32EN = 1) Address28 to Address2 {5'h00,Address28 to Address2} Data31 to Data0	Remark The address signal is output regardless of the mode. For the address output timing in multiplexed bus mode, see "11.4,
			R Ei W Ei R	nabled /rite: Figure 11.13, nabled, WE_TIME ead: Figure 11.16,	Asynchronous SR Asynchronous SR = 0 Synchronous SRA	AM, Multiplexed I AM, Multiplexed I M, Multiplexed B	Bus Mode, Write A us Mode, Read Acc	Memory Access Timing Example". ^{Note}



No.80 11.3.4 Write Enable Signal (WRZn) Cycle Extension

Register symbol modified, figure number and title added, remark added





No.81 11.3.5 Controlling the Data Read Timing

Register symbol modified, existing remark modified, a new remark added





No.82 11.3.6 Wait Signal Control

Notation of pin functions unified, remarks added

	V1.00		V2.00					
Page	Description	Page	Description					
11-23	 [11.3.6 WAITZ Signal Control] The synchronous burst access memory controller can use up to four external wait input pins (WAITZn) for CS areas. The WAITZSEL register is used to specify which external wait input pin is to be assigned to which CS area. It is also possible to assign one WAITZ pin to all four CS areas. (1) Connection example 1 Four external devices are connected. The WAIT signals are connected by using WAITZ via wired OR logic. 	11-24	 [11.3.6 Wait Signal Control] The synchronous burst access memory controller can use up to four external wait input pins (WAITZ, WAITZ1 to WAITZ3) chip select areas. The WAITZSEL register is used to specify which external wait input pin is to be assigned to which chip select area. It is also possible to assign one wait pin to all four chip select areas. For how to connect an R-IN32M4-CL2, the external devices, and external memory interface pins, refer to the R-IN32M4-CL2 User's Manual: Board Design. (1) Connection example 1 Four external devices are connected. The wait signals are connected by using WAITZ via wired 					
	R-IN32M4 CSZ WAITZ CSZ WAITZ CSZ WAITZ CSZ CSZ WAITZ CSZ CSZ WAITZ CSZ CSZ CSZ CSZ CSZ WAITZ CSZ CSZ CSZ CSZ CSZ CSZ CSZ CS		OR logic.					



No.83 11.3.6 Wait Signal Control

Notation of pin functions unified, remarks added





No.84 11.3.6 Wait Signal Control

Notation of pin functions unified, remark 2 added





No.85 11.3.8 Switching External Memory Area Mapping

Notation of pin functions unified, notations in the cautions unified

	V1.00		V2.00
Page	Description	Page	Description
11-26	[11.3.8 Specify the Operation Mode of the Synchronous Burst Access Memory Controller] For the synchronous burst access memory controller, the address map and size of the CS areas can be changed by using the SMADSEL0 to SMADSEL3 registers.	11-28	[11.3.8 Switching External Memory Area Mapping] For the synchronous burst access memory controller, the address map and size of the chip select areas can be changed by using the SMADSEL0 to SMADSEL3 registers.
	 Cautions 1. The total size of all the CS2 areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The CS2 areas must not overlap. Specify base addresses and sizes such that the CS2 areas do not overlap 4. Access to the memory controller area is prohibited while these registers are being set up. Store programs in another area before running them. 		 Cautions 1. The total size of all chip select areas is 256 MB. 2. The specifiable address space is from 1000 0000H to 1FFF FFFFH. 3. The chip select areas must not overlap. Specify base addresses and sizes such that the chip select areas do not overlap 4. When setting the registers, only do so while the external memory area (1000 0000H to 1FFF FFFFH) is not accessed. Store programs in another area before running them.



No.86 11.4 Memory Access Timing Example Figure 11.23 added

			V1.00			V2.00						
ge			Description		Page	Description						
28	[11.4 Memo	ry Access Timing	Example]		11-29	[11.4 Memo	ry Access Timing	Example]				
	Table 11.2 M	Memory Access Tin	ning Examples			Table 11.2 N	Memory Access Tim	ing Examples				
	Figure	Memory Type	Access Conditions	Page		Figure	Memory Type	Access Conditions	Page			
	Figure 11.4	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-29		Figure 11.7	Asynchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-30			
	Figure 11.5	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-30		Figure 11.8	Asynchronous SRAM	Read access, separate bus mode, ADVZ disabled	11-31			
	Figure 11.6	PageROM	Read access, separate bus mode, ADVZ enabled	11-31		Figure 11.9	PageROM	Read access, separate bus mode, ADVZ enabled	11-32			
	Figure 11.7	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-32		Figure 11.10	Asynchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-33			
	Figure 11.8	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-33		Figure 11.11	Asynchronous SRAM	Write access, separate bus mode, ADVZ disabled	11-34			
	Figure 11.9	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-34		Figure 11.12	Asynchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-35			
	Figure 11.10	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-35		Figure 11.13	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 0	11-36			
	Figure 11.11	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-36		Figure 11.14	Asynchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled, WE_TIME = 1	11-37			
	Figure 11.12	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-37		Figure 11.15	Synchronous SRAM	Read access, separate bus mode, ADVZ enabled	11-38			
	Figure 11.13	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-38		Figure 11.16	Synchronous SRAM	Read access, multiplexed bus mode, ADVZ enabled	11-39			
	Figure 11.14	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-39		Figure 11.17	Synchronous SRAM	4-data burst read access, multiplexed bus mode, ADVZ enabled	11-40			
	Figure 11.15	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-40		Figure 11.18	Synchronous SRAM	Write access, separate bus mode, ADVZ enabled	11-41			
	Figure 11.16	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-41		Figure 11.19	Synchronous SRAM	8-data burst write access, separate bus mode, ADVZ enabled	11-42			
	Figure 11.17	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-42		Figure 11.20	Synchronous SRAM	Write access, multiplexed bus mode, ADVZ enabled	11-43			
	Figure 11.18	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-43		Figure 11.21	Synchronous SRAM	4-data burst write access, multiplexed bus mode, ADVZ enabled	11-44			
	Figure 11.19	Synchronous SRAM	External wait timing	11-44		Figure 11.22	Synchronous SRAM	Read, external wait timing	11-45			
						Figure 11.23	Synchronous SRAM	Write, external wait timing	11-46			

No.87 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark





No.88 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark





No.89 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark





No.90 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and latch timing of the read data explicitly described, operation mode setting pins and register values are added as a remark





No.91 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark





No.92 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark





No.93 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and asserting timing of the WRSTBZ pin explicitly noted, operation mode setting pins and register values are added as a remark





No.94 11.4.1 Asynchronous Access Timing

External memory interface pin name modified, address valid period and asserting timing of the WRSTBZ pin explicitly noted, operation mode setting pins and register values are added as a remark





No.95 11.4.2 Synchronous Access Timing

External memory interface pin name modified, latching timing of the read data modified, operation mode setting pins and register values are added as a remark





No.96 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period and latching timing of the read data explicitly noted, operation mode setting pins and register values are added as a remark





No.97 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period and latching timing of the read data explicitly noted, operation mode setting pins and register values are added as a remark





No.98 11.4.2 Synchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark



No.99 11.4.2 Synchronous Access Timing

External memory interface pin name modified, operation mode setting pins and register values are added as a remark





No.100 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period explicitly noted, operation mode setting pins and register values are added as a remark



No.101 11.4.2 Synchronous Access Timing

External memory interface pin name modified, address valid period explicitly noted, operation mode setting pins and register values are added as a remark





No.102 11.4.3 Wait Timing

Caution when a wait occurred added, external memory interface pin name modified, address valid period and latching timing of the read data and the wait signal is explicitly noted, operation mode setting pins and register values are added as a remark





No.103 11.4.3 Wait Timing

Figure 11.23 added

	V1.00	V2.00					
Page	Description	Page	Description				
- Page	(no applicable figure)	Page 11-46	Description [11.4.3 Wait Timing] Internal Intern				



No.104 13.5 Example of Configuration

Examples of configurations for the serial flash ROM memory controller added

	V1.00	V2.00				
Page	Description	Page	Description			
-	(no description)	13-46	[13.5 Example of Configuration]			
		to				
		13-63				

<u>No.105</u> 14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger) An interrupt symbol modified

			V1.00	V2.00					
Page			Description	Page	Description				
14-139	[14.9.1 Setti	ing Examp	ele 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]	14-139	[14.9.1 Setti	ing Examp	ble 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)]		
	Table 14.35	Channel C	Configuration Register (CHCFG1) Settings of Setting Example 1		Table 14.35	Channel C	Configuration Register (CHCFG1) Settings of Setting Example 1		
	31	30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address		31	30 29 28 27 2	6 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address		
				CHCFG1	REN RSW SBE	Multiple DDS3- DDS0 SDS3- SDS0 AM2- AM0 0 M2- SDS0 0 SEL2- SEL0 400A 286CH 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0			
	Bit Position	Bit Name	Description		Bit Position	Bit Name	Description		
	31	DMS	0: Register mode		31	DMS	0: Register mode		
	30	REN	0: Does not execute continuously.		30	REN	0: Does not execute continuously.		
	29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.		29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.		
	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.		28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.		
	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.		27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.		
	26	DIM	0: Does not mask INTDERRO when LV is set to 0 in link mode.		26	DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.		

No.106 14.9.1 Setting Example 1 (Register Mode, Single Transfer Mode, and Hardware Trigger)

An interrupt symbol modified





No.107 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)

Setting of the CHCFG2 register modified

			V1.00		V2.00				
Page			Description	Page			Description		
14-141	1 [14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]			14-141	[14.9.2 Setting Ex	ample 2 (Register N	Node, Block Transfer Mode, and Software Trigger)]		
	Table 14.37 Regis	ster Settings of Settin	g Example 2		Table 14.37 Regis	ter Settings of Setting	g Example 2		
	Register	Set Value	Set Content		Set Content	Set Content	Set Content		
	DCTRL	0000 0001H	Set the order of priority (round robin mode).		DCTRL	0000 0001H	Set the order of priority (round robin mode).		
	N1SA2	1100 0000H	Source address		N1SA2	1100 0000H	Source address		
	N1DA2	2007 0000H	Destination address		N1DA2	2007 0000H	Destination address		
	N1TB2	0000 0080H	Number of transaction data bytes		N1TB2	0000 0080H	Number of transaction data bytes		
	CHCFG2	1045 0402H	Channel configuration		CHCFG2	1245 0402H	Channel configuration		
	CHITVL2	0000 0000H	Minimum transfer interval		CHITVL2	0000 0000H	Minimum transfer interval		
	DTFR2	0000 0000H	Hardware trigger mask		DTFR2	0000 0000H	Hardware trigger mask		
	-				-		· · · · · · · · · · · · · · · · · · ·		

No.108 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger) The row for setting value modified from "R/W" to "Set value", an interrupt symbol modified

			V1.00					V2.00	
Page			Description	Page	Description				
14-142	2 [14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)]					4.9.2 Setti	ng Examp	ble 2 (Register Mode, Block Transfer Mode, and Software Trigger)]	
	Table 14.38	Channel C	onfiguration Register (CHCFG2) Settings of Setting Example 2		Та	able 14.38	Channel C	onfiguration Register (CHCFG2) Settings of Setting Example 2	
	CHCFG2		5: 25: 24: 23: 22: 21: 20: 19: 18: 17: 16: 15: 14: 13: 12: 11: 10: 9: 8: 7: 6: 5: 4: 3: 2: 1: 0 Address 400A 28ACH MU H DDS3- DDS0 SDS3- SDS0 AM2- AM0 0 SEL2- SEL0 Initial value 0000 0000H SDS3- DDS0 AM2- R 0 SEL2- SEL0 Initial value		с			B 25 24 23 22 21 20 19 18 17 16 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address M DDS3- DDS0 SDS3- DDS0 AM2- AM0 0 Image: Constraint of the second of the sec	
	R/W 0	0 0 1 0 0	1 0 0 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0		s	Set value 0	0 0 1 0 0	0 1 0 0 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0	
	Initial Value	Bit Name	Description			Initial Value	Bit Name	Description	
	31	DMS	0: Register mode			31	DMS	0: Register mode	
	30	REN	0: Does not execute continuously.			30	REN	0: Does not execute continuously.	
	29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.			29	RSW	0: Does not invert RSEL after a DMA transaction (the series of DMA transfers) is completed.	
	28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.			28	RSEL	1: Uses the Next 1 register set for the next DMA transfer.	
	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.			27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	
	26	DIM	0: Does not mask INTDERRO when LV is set to 0 in link mode.			26	DIM	0: Does not mask INTDMA02 when LV is set to 0 in link mode.	
	25	тсм	0: Masks terminal count output.			25	тсм	0: Masks terminal count output.	
	24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.			24	DEM	0: Enables INTDMA02 output when a DMA transaction is completed.	
					,	L		·	



No.109 14.9.2 Setting Example 2 (Register Mode, Block Transfer Mode, and Software Trigger)

An interrupt symbol modified



<u>No.110</u> 14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger) The row for setting value modified from "R/W" to "Set value", an interrupt symbol modified

			V1.00					V2.00	
Page			Description	Page	Description				
14-145	[14.9.3 Setti and Softwar		ple 3 (Register Mode: Continuous Execution, Block Transfer Mode,)]	14-145		l.9.3 Settin d Software		ple 3 (Register Mode: Continuous Execution, Block Transfer Mode,]	
	Table 14.41	Channel C	onfiguration Register (CHCFG1) Settings of Setting Example 3		Та	able 14.41	Channel C	Configuration Register (CHCFG1) Settings of Setting Example 3	
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Address				
		REN RSW SBE DIM	Mundation Munda		с	CHCFG1	RSW RSEL SBE	MUL DDS3- SDS3- AM2- O SEL2- SEL0 Unitial value O000 0000H	
	R/W 0	11000	0 0 0 0 1 0 1 1 1 0 1 1 0 0 0 1 0 0 0 0			Set value 0 1 1 0 0 0 1 0 1 1 1 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1			
	Bit Position	Bit Name	Description			Bit Position	Bit Name	Description	
	31	DMS	0: Register mode			31 [OMS	0: Register mode	
	30	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).			30 F	REN	1: Executes continuously (uses the Next register set selected by the RSEL bit).	
	29	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.			29 F	RSW	1: Inverts RSEL after a DMA transaction (the series of DMA transfers) is completed.	
	28	RSEL	0: Uses the Next 0 register set for the next DMA transfer.			28 F	RSEL	0: Uses the Next 0 register set for the next DMA transfer.	
	27	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.			27 5	SBE	0: Stops the transfer without dumping (writing) buffer data if the operation is stopped.	
	26	DIM	0: Does not mase INTDERRO when LV is set to 0 in link mode.			26 [DIM	0: Does not mask INTDMA01 when LV is set to 0 in link mode.	
					1				



No.111 14.9.3 Setting Example 3 (Register Mode: Continuous Execution, Block Transfer Mode, and Software Trigger)

An interrupt symbol modified



No.112 14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)

Register symbols modified, non-supported register (DMAESEL) deleted

V1.00					V2.00				
Page	Description			Page	Description				
14-149	[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]				[14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)]				
	Table 14.46 Register Settings of Setting Example 4				Table 14.46 Register Settings of Setting Example 4				
	Register	Set Value	Settings, etc.		Re	gister	Set Value	Settings, etc.	
	DCTRL1	0000 0001H	Set the order of priority (round robin mode).		DCTRL		0000 0001H	Set the order of priority (round robin mode).	
	NXLA_10	2001 1000H	Descriptor start address.		NXLA0		2001 1000H	Descriptor start address.	
	CHCFG 10	8000 0000H	Channel configuration.		CHCFG0		8000 0000H	Channel configuration.	
	DMAESEL	0000 0000H	Sets the DMA interface of DMA channel 0 to AHB.					•	



No.113 14.9.4 Setting Example 4 (Link Mode, Block Transfer Mode, and Software Trigger)

An interrupt symbol modified



No.114 21.9.1(2) Slave operation setting procedure during single transfer mode Register symbols modified, non-supported register (DMAESEL) deleted

