This document is a cautionary note regarding software reset of the DMA controller for the Ethernet controller (EDMAC) in products of the RZ/A2M Groups.

1. Note
   Apply a software reset by adding the following (5) and (6) to the procedure described in "27.5.3 Processing when Control Information Error Occurs" of the user’s manual.

   (1) Write 0000 0001h (reset EPTPC) to the EPTPC.PTRSTR register.
   (2) Write 0000 0001h (reset PTPEDMAC) to the PTPEDMAC.EDMR register.
   (3) Write 0000 0001h (reset ETHERCn and EDMACn) to the EDMACn.EDMR registers of the two channels.
   (4) Wait for 64 cycles of the $B\phi$ to allow initialization to be completed.
   (5) Write 0000 0000h (release reset of EPTPC) to the EPTPC.PTRSTR register.
   (6) Wait for 256 cycles of the $B\phi$ until the EPTPC is released from the reset.