Date: Sep. 10, 2013

## **RENESAS TECHNICAL UPDATE**

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SH7-A871A/E	Rev.	1.00	
Title	Manual correction about the control register of SH7730	Information Category	Technical Notification			
Applicable Product	SH7730 group	Lot No.		I Hardware		
		All	Reference Document			1

It corrects about the MCE of FIFO Control Register (SCFCR) of the Serial Communication Interface with FIFO(SCIF) of the SH7730 hardware manual.

[Error] Page 704 of 1162, Section 22 22.3.9 FIFO Control Register (SCFCR)

Bit	Bit Name	Initial Value	R/W	Description	
3	MCE	0	R/W	Modem Control Enable	
				Enables modem control signals $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ .	
				In clock synchronous mode, MCE bit should always be	
				0.	
				0: Modem signal disabled*	
				1: Modem signal enabled	
				Note: * CTS is fixed at active 0 regardless of the	
				input value, and $\overline{RTS}$ is also fixed at 0.	

## [Correction]

Bit	Bit Name	Initial Value	R/W	Description	
3	MCE	0	R/W	Modem Control Enable	
				Enables modem control signals $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ .	
				In clock synchronous mode, MCE bit should always be	
				0.	
				0: Modem signal disabled*	
				1: Modem signal enabled	
				Note: * CTS is fixed at active 0 regardless of the	
				input value, and RTS enter high impedance state	

