

# RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A871A/E	Rev.	1.00
Title	Manual correction about the control register of SCIF of SH7730		Information Category	Technical Notification		
Applicable Product	SH7730 group	Lot No.	Reference Document	SH7730 Group User's Manual: Hardware (R01UH0346EJ0400) Rev. 4.00		
		All				

It corrects about the MCE of FIFO Control Register (SCFCR) of the Serial Communication Interface with FIFO(SCIF) of the SH7730 hardware manual.

[Error] Page 704 of 1162, Section 22 22.3.9 FIFO Control Register (SCFCR)

Bit	Bit Name	Initial Value	R/W	Description
3	MCE	0	R/W	<p>Modem Control Enable</p> <p>Enables modem control signals <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math>.</p> <p>In clock synchronous mode, MCE bit should always be 0.</p> <p>0: Modem signal disabled*</p> <p>1: Modem signal enabled</p> <p>Note: * <math>\overline{\text{CTS}}</math> is fixed at active 0 regardless of the input value, and <math>\overline{\text{RTS}}</math> is also fixed at 0.</p>

[Correction]

Bit	Bit Name	Initial Value	R/W	Description
3	MCE	0	R/W	<p>Modem Control Enable</p> <p>Enables modem control signals <math>\overline{\text{CTS}}</math> and <math>\overline{\text{RTS}}</math>.</p> <p>In clock synchronous mode, MCE bit should always be 0.</p> <p>0: Modem signal disabled*</p> <p>1: Modem signal enabled</p> <p>Note: * <math>\overline{\text{CTS}}</math> is fixed at active 0 regardless of the input value, and <math>\overline{\text{RTS}}</math> enter high impedance state..</p>