Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Α

MESC TECHNICAL NEWS No. M16C-18-9902

M16C/62 Group

Precautions for UART2 Special Mode register

1. Related devices

M16C/62 group

2. Precautions

The UART2 special mode register (address 037716:U2SMR) is used to control various functions of UART2.

In previous tentative specifications, it is mentioned "Nothing is assigned in the bit 7 of this register."

However, bit 7 is reserved for expansion of IIC circuit function. Therefore when writing to U2SMR, clear bit 7 to 0.

UART2 special mode register (address 037716) is shown by figure 1.

Bit symbol Bit name Function (During clock synchronous serial I/O mode) Function (During UART m (During UART m)) IICM I ² C mode selection bit 0 : Normal mode 1 : I ² C mode Must always be "0" ABC Arbitration lost detecting flag control bit 0 : Update per bit 1 : Update per byte Must always be "0" BBS Bus busy flag 0 : STOP condition detected 1 : START condition detected 1 : START condition detected Must always be "0" LSYN SCLL sync output enable bit 0 : Disabled 1 : Enabled Must always be "0" ABSCS Bus collision detect sampling clock select bit Must always be "0" 0 : Rising edge of transmit ACSE Auto clear function select bit of transmit Must always be "0" 0 : No auto clear function 1 : Auto clear at occur	
ABC Arbitration lost detecting flag control bit 0 : Update per bit 1 : Update per bit 1 : Update per byte Must always be "0" BBS Bus busy flag 0 : STOP condition detected 1 : START condition detected 1 : START condition detected 1 : START condition detected 1 : Enabled Must always be "0" LSYN SCLL sync output enable bit 0 : Disabled 1 : Enabled Must always be "0" ABSCS Bus collision detect sampling clock select bit Must always be "0" 0 : Rising edge of trac clock 1 : Underflow signal clock 1 : Auto clear function select bit of transmit	0
Image: Second	
LSYN SCLL sync output enable bit 0 : Disabled 1 : Enabled Must always be "0" ABSCS Bus collision detect sampling clock select bit Must always be "0" 0 : Rising edge of transit clock 1 : Underflow signal of 0 : No auto clear function select bit of transmit	0
ABSCS Bus collision detect sampling clock select bit Must always be "0" 0 : Rising edge of translock clock 1 : Underflow signal clock 1 : Auto clear function select bit of transmit	(No
ADSOL sampling clock select bit clock ACSE Auto clear function select bit of transmit Must always be "0" 0 : No auto clear function	0
select bit of transmit 1 : Auto clear at occu	0
enable bit bus collision	
SSS Transmit start condition select bit Must always be "0" 0 : Ordinary 1 : Falling edge of Rx	RxD2 O
Reserved bit Must always be set to "0".	-

JART2 Special Mode register