To our customers,

---

**Old Company Name in Catalogs and Other Documents**

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: [http://www.renesas.com](http://www.renesas.com)

April 1st, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation ([http://www.renesas.com](http://www.renesas.com))

M16C Family

Usage Precautions when Clearing Interrupt Request Bit

Classification
Corrections and supplementary explanation of document

✔Notes
Knowhow
Others

Products Effected
M16C/80 Series
M16C/60 Series
M16C/20 Series

Usage Precautions

When clearing an interrupt request bit of the interrupt control register, depending on the instruction used, an interrupt request bit may not get cleared.

Please use an MOV instruction to clear an interrupt request bit by modifying the interrupt control register.

When modifying the interrupt control register of M16C/60 and M16C/20 series microcontrollers (MCU), ensure that you only modify the interrupt control register when interrupt is disabled or a location in code where an interrupt will not generated.

Program examples of clearing interrupt request bit of M16C/60 series MCU:

Example 1: Modifying the interrupt control register

FCLR I ; Disable interrupts
MOV.B #00H,0055H ; Clear Timer A0 interrupt request bit
MOV.W MEM,R0 ; Dummy read
FSET I ; Enable interrupts

Example 2: Clearing the interrupt request bit

FCLR I ; Disable interrupts
MOV.B 0055H,R0L ; Read Timer A0 interrupt request bit
AND.B #0F7H,R0L ; Clear Timer A0 interrupt request bit
MOV.B R0L,0055H ; Write to Timer A0 interrupt request bit
MOV.W MEM,R0 ; Dummy read
FSET I ; Enable interrupts

The reason why a dummy read is inserted before “FSET I” in Examples 1 and 2, is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to the effects of the instruction queue.

Moreover, please also refer to the interrupt precautions described in the manual.