To our customers,

Old Company Name in Catalogs and Other Documents

On April 1\textsuperscript{st}, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: \texttt{http://www.renesas.com}

April 1\textsuperscript{st}, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (\texttt{http://www.renesas.com})
Send any inquiries to \texttt{http://www.renesas.com/inquiry}.
The SH7615/SH7616/SH7710/SH7712/R4J7710ABG has the following usage notice.

There is a limitation for use of Ethernet controller direct memory access controller (E-DMAC) in SH7615/SH7616/SH7710/SH7712/R4J7710ABG, and their countermeasures are shown below.

**<Phenomenon>**

If the transmit and receive descriptor active bit has the "inactive" setting, the EDTRR register: TR bit (Transmit Request) and the EDRRR register: RR bit (Receive Request) are cleared and the operation of transmit DMAC is halted.

When the timing of clear TR/RR request bit and set TR/RR request bit by user’s firmware are matched, E-DMAC can’t recognize the exact condition of TR/RR bit.

**<Condition>**

When TR/RR request bit is always set by the firmware without checking the state of TR/RR request bit.

**<Countermeasures>**

Please check the TR/RR request bit is cleared by E-DMAC first, and then set the TR/RR request bit by user’s firmware.

1. There are two ways to check TR request bit that is cleared by E-DMAC.
   a) Possible to check read "0" of TR bit of E-DMAC directly.
   b) Possible to check read "1" of TDE (Transmit Descriptor Exhausted) in EESR register after the interrupt on.

2. There are two ways to check RR request bit that is cleared by E-DMAC.
   a) Possible to check read "0" of RR bit of E-DMAC directly.
   b) Possible to check read "1" of RDE (Receive Descriptor Exhausted) in EESR register after interrupt on.