

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
RenesasTechnology Corp.

Product Category	MPU&MCU		Document No.	TN-SH7-A579A/E	Rev.	1.00
Title	Limitation on operation of half end flag of DMAC after register reloading of DMATCR_n		Information Category	Technical Notification		
Applicable Product	R5S72060W200FPV	Lot No.	Reference Document	SH7206 Group Hardware Manual (REJ09B0191-0200 Rev.2.00)		
	R5E72060W200FPV	ALL				

This is a limitation description concerning the DMA transfer that uses the reload function.

## 1. Description of the limitation

When executing DMA transfer by reload function of DMAC, setting different value to DMA reload transfer count register (RDMATCR\_n) from the DMA transfer count register (DMATCR\_n) value set when transfer is started lead to an error in the operation of the half end flag of DMA channel control register (CHCR\_n).

Even though the value of DMATCR\_n is rewritten by reload operation, half end flag is set based on the value set when transfer is started. Because of this, there may be errors where (a) the set timing of the half end flag is not correct, or (b) the half end flag can not be set, may be generated.

## 2. Restrictions on use

When executing DMA transfer by reload function under the condition that different values are set to RDMATCR\_n from DMATCR\_n, do not use half end flag or half end interrupt.