

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
RenesasTechnology Corp.

Product Category	User Development Environment		Document No.	TN - OS* - A088A/E	Rev.	1.0
Title	HI7700/4 The restriction about DSP		Information Category	Technical Notification		
Applicable Product	(show below )	Lot No.	Reference Document	HI7000/4 series User's Manual (REJ10B0060)		
		All				

There are the restriction which is described in following document when the HI7700/4 is used on SH3-DSP or SH4AL-DSP.  
If the problem may occur, please apply the workaround.

Attached : HI7700 -4\_LIMIT\_050331\_E

" A Note on Using the HI7700/4 (Mar.31.2005)"

We plan to fix or improve this problems in the next version (V.1.03 Release 02). The V.1.03 Release 02 will be released at the middle of April 2005.

Parts number	Version
R0R40770TRW011	All
R0R40770TRW015	
R0R40770TRW01A	
R0R40770TRW01K	
R0R40770TRW01U	
R0R40770TRW01Z	
R0R40770TXW011	
R0R40770TXW015	
R0R40770TXW01A	
R0R40770TXW01K	
R0R40770TXW01U	
R0R40770TXW01Z	
HS0770IT41SRE	
HS0770IT41SRB	
HS0770IT41SRS	
HS0770IT41SRE-E	
HS0770IT41SRB-E	
HS0770IT41SRS-E	

## A Note on Using the HI7700/4 (Mar.31.2005)

### **1. CPU exception might occur in the kernel when you uses SH3-DSP or SH4AL-DSP**

#### **1.1 Description**

The kernel might execute DSP instructions in the non-DSP mode (the DSP bit of the SR register in the CPU is 0). In this case, the CPU generates exception.

#### **1.2 Versions Concerned**

V.1.03 Release 01 or before

#### **1.3 Conditions**

This problem occurs if the following conditions are all satisfied:

Condition = (1) && (2) && (3) && (4) && (5) && (6) && ((7.1) || (7.2))

(1) The CPU core of the microcomputer that you use is SH3-DSP or SH4AL-DSP.

(2) Either of the following kernel libraries for DSP have been linked.

dsp\_knl\_big.lib, dsp\_knl\_little.lib, sh4al\_dsp\_knl\_big.lib, sh4al\_dsp\_knl\_little.lib,

dspstby\_big.lib, dspstby\_little.lib, sh4al\_dspstby\_big.lib, sh4al\_dspstby\_little.lib,

dsp\_expand\_big.lib, dsp\_expand\_little.lib, sh4al\_dsp\_expand\_big.lib, sh4al\_dsp\_expand\_little.lib

(3) The [CFG\_DSP] is selected in the configurator.

(4) The task-exception processing function (def\_tex service call) is selected in the configurator.

(5) The TA\_COP0 attribute is used.

(6) The iras\_tex service call is used in the non-task context, such as an interrupt handler or time-event handler.

(7.1) An interrupt handler or CPU-exception exits in the non-DSP mode (the DSP bit of the SR register in the CPU is 0).

Note, it is the following cases that these handlers become non-DSP mode.

a) The DSP bit of "SR at initiation", which is specified at the handler definition, is 0. And The handler itself does not set DSP bit of SR register.

b) The DSP bit of "SR at initiation", which is specified at the handler definition, is 1. And The handler itself clear DSP bit of SR register.

(7.2) The chg\_ims or ichg\_ims service call is called with specifying SR\_IMS00(=0) for the parameter in the non-DSP mode (the DSP bit of the SR register in the CPU is 0).

Note, in the specification of the HI7700/4, only task and task-exception processing routine are permitted to specify SR\_IMS00. It is the following cases that task and task-exception processing routine become non-DSP mode.

a) Task or task-exception processing routine itself clear DSP bit of SR register.

#### **1.4 Workaround**

- Workaround for (7.1)

Specify the DSP bit of "SR at initiation" to 1. And the handler itself must not clear DSP bit of SR register.

- Workaround for (7.2)

Task or task-exception processing routine must not clear DSP bit of SR register.

#### **1.5 Schedule of Fixing the Problem**

We plan to fix this problem in V.1.03 Release 02.

## 2. Initializing DSR register for DSP operation

### 2.1 Description

As described to Section 4 of the user's manual, the initial value of the DSR register of various programs (such as task, interrupt handler, etc.) is undefined.

The DSR must be initialized before DSP operation by application program. For details, please refer to the hardware manual of the microcomputer that you use.

While using a microcomputer that has the SH3-DSP as the CPU core, the DSR register must be initialized before performing a DSP operation. Otherwise, the program may not work as expected. Usually, it recommends initializing to 0.

The initialization of DSR register is required for the following each programs. It has to initialize DSR register only once before DSP operation.

- Each tasks
- Each task-exception processing routine
- Each interrupt handlers
- Each CPU exception handlers (including TRAPA)
- Each cyclic handlers
- Each alarm handlers
- Overrun handler
- Each initialization routine

The example of initializing DSR register for task is shown as follows.

```
#include "itron.h"
#include "kernel.h"
#pragma inline_asm(SetDSR)
static void SetDSR(UW dsr)
{
    lds r4,dsr
}

void task(VP_INT exinf)
{
    SetDSR(0); // Initialize DSR register

    // DSP operations
}
```

### 2.2 Versions Concerned

V.1.03 Release 01 or before

## 2.3 Schedule of Improvement

In V.1.03 Release 02, we will improve that the kernel initializes DSR register of a task and task -exception processing routine with TA\_COP0 attribute to 0. Note, the initial value of other programs will be not changed.

The initial value of DSR register of each programs is shown as follows.

The initial value of DSR register of each programs

Program	V.1.03 Release 01 or before	V.1.03 Release 02
Task without TA_COP0 attribute	Undefined	Undefined
Task with TA_COP0 attribute	Undefined	0
Task -exception processing routine without TA_COP0 attribute	Undefined	Undefined
Task -exception processing routine with TA_COP0 attribute	Undefined	0
Interrupt handler	Undefined	Undefined
CPU exception handler	Undefined	Undefined
Time-event handler	Undefined	Undefined
Initialization routine	Undefined	Undefined

---

HI7700-4\_LIMIT\_050331\_E

Date of issue : Mar.31.2005

Copyright (C) 2005 Renesas Technology Corp. and Renesas Solutions Corp. All rights reserved.