Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Applicable Product H H Thank you for ye We would like to H8SX/1650, H8 using these prod [Applicable Prod H8SX [Applicable Mod Seria [Applicable Reg	ducts] X/1650 Group, H8SX/1651 Group,	Lot No. All lots	that occur wher Please take this		Rev. 1.0) Hardware Rev. 1.0) Hardware Rev. 1.0)	Manua Manua
Thank you for ye We would like to H8SX/1650, H8 using these prod [Applicable Prod H8S> [Applicable Mod Seria [Applicable Reg	H8SX/1651 Group H8SX/1657 Group your consistent patronage of Rene- to inform you of the problems in da 3SX/1651, and H8SX/1657 Groups oducts. ducts] X/1650 Group, H8SX/1651 Group dule]	All lots esas semiconductor pr ata transfer by the SC s of microcontrollers.	Document oducts. that occur wher Please take this	(REJ09B0311-0100, F H8SX/1651 Group F (REJ09B0248-0100, F H8SX/1657 Group F (REJ09B0341-0100, F	Rev. 1.0) Hardware Rev. 1.0) Hardware Rev. 1.0)	Manua Manua
We would like to H8SX/1650, H8 using these prod [Applicable Prod H8S> [Applicable Mod Seria [Applicable Reg Seria	o inform you of the problems in da 3SX/1651, and H8SX/1657 Groups oducts. ducts] X/1650 Group, H8SX/1651 Group dule]	ata transfer by the SC s of microcontrollers.	that occur wher Please take this			
H8S> [Applicable Mod Seria [Applicable Reg Seria	X/1650 Group, H8SX/1651 Group, dule]	, and H8SX/1657 Grc	up			
Seria [Applicable Reg Seria	-					
Seria						
Smar	al control register (SCR): C			terrupts and selects a cl I a clock source for the		
Seria	C	its format.				
[Phenomena]						
	following phenomena (A) to (C) ca nnel on which data transmission or	•	•	any of the applicable re	gisters of	the
	If writing to an applicable register i during writing are illegally inverted		nnel that is trans	mitting data, the bits bei	ng transm	itted
	If writing to an applicable register i writing are illegally inverted.	is executed for a char	nnel that is receiv	ving data, the bits being	received	during
	If writing to an applicable register i clock pulse is not output normally				g, the first	SCK



[Operating Conditions, Operations Causing the Problem, and Phenomena]

Operating Condition			Operation Causing the Problem		Phenomena	Category
Communication Mode	Clock Source	Transmission /Reception	Applicable Register	Operation		
Synchronous	Internal clock (SCK output)	Transmission	SCR	Writing to the applicable register of the channel that is transmitting data	The bits being transmitted during writing are illegally inverted.	(A)
		Reception	SCR SCMR* ²	Writing to the applicable register of the channel that is receiving data	The bits being received during writing are illegally inverted.	(B)
			SCR	Writing to the applicable register immediately after clearing of the overrun error flag	The SCK clock output becomes abnormal and reception cannot be performed correctly.	(C)
	External clock input	Transmission	SCMR* ²	Writing to the applicable register of the channel that is transmitting data	The bits being transmitted during writing are illegally inverted.	(A)
		Reception		Writing to the applicable register of the channel that is receiving data.	The bits being received during writing are illegally inverted.	(B)
Asynchronous	Internal clock	Reception	SCR SCMR* ²	Writing to the applicable register of the channel that is receiving data	The bits being received during writing are illegally inverted.	(B)
	External clock input	Transmission	SMR* ²	Writing to the applicable register of the channel that is transmitting data	The bits being transmitted during writing are illegally inverted.	(A)
Smart card interface	Internal clock	Reception	SCR	Writing to the applicable register of the channel that is receiving data	The bits being received during writing are illegally inverted.	(B)

Notes: 1. There are exceptional cases under the operating conditions of "asynchronous mode/internal clock/reception." The data transfer error does not occur when there is sufficient margin in data reception or when the transfer rate of the transmitting device is slower than that of the H8SX.

2. The following precautionary description is given in the hardware manual: "Initialize the SCI as described in the sample flowchart. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change."

[Provisionary Countermeasure]

Use the following procedure to make sure if your usage fall under the category that causes the problem.

(1) Operating condition

Check if your usage fits into any of the combinations of communication mode (synchronous/asynchronous/smart card interface), clock source selection (internal/external clock), and whether transmission or reception shown in the table above.

(2) Writing to the applicable register and its timing

If your usage fits into the operating conditions above, check to see if writing is performed with the timing shown above.

If your usage is found to be the case through steps (1) and (2), the following countermeasure must be taken to avoid the problem.

Cases (A) and (B): Do not write to the applicable registers during data transmission or reception.

Case (C): Clear the overrun error flag after writing to the SCR register.

For the case of "asynchronous/internal clock (*1)", no countermeasure in software is needed as long as there is sufficient margin in reception. Check to see if there is a 20 to 30% margin, as is written in the hardware manual under the section titled "Receive Data Sampling Timing and Reception Margin in Asynchronous Mode."



[Permanent Countermeasure]

Renesas will modify the circuitry of the applicable H8SX products and release the revised versions until September 2007.

