## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

# **RENESAS TECHNICAL UPDATE**

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

#### RenesasTechnology Corp.

Product Category	MPU&MCU	Document No.	TN-H8*-283A/E	EA	Rev.	1.0
Title	H8S/2215 Group, Smart card inte public presentation	rface functional	Information Category	Specification	Change	
		Lot No.				
Applicable Product	H8S/2215 Group	All	Description	H8S/2215 Ser REJ09B0140-		

Into H8S/2215 group, it has the independent serial communication interface (SCI) of 3 channels. Although the smart card (IC card) interface function based on ISO/IEC 7816-3 (Identification Card) was added to such SCI, it was considering as secret until now. Lately, connection of smart card interface extension functional public presentation of these SCI is carried out.

In order to use SCI as a smart card interface, the Obit of SCI/SCMR is set as 1. (Refer to Table 1)

#### Table 1 Open bit (SCI/SCMR/SMIF)

Bit	Bit Name	Initial Value	R/W	Description
0	SMIF	0	R/W	Smart Card Interface Mode Select When this bit is set to 1, smart card interface mode is selected. 0: Normal asynchronous or clocked synchronous mode 1: Smart card interface mode

In addition, if a SMIF bit is set as 1, the function of each register of SMR, SCR, and SSR will change. It following-paper-refers to for details.

The main features of this smart card interface

- An error signal can be automatically transmitted on detection of a parity error during reception
- Data can be automatically re-transmitted on detection of a error signal during transmission
- Both direct convention and inverse convention are supported

< Hardware manual change part >

- Section 9 I/O ports
- Section 13 Serial Communication Interface (SCI)

Hereafter, hardware manual change part details are described.



Item	Page			Revision	(See Ma	nual fo	r Detai	ls)						
Section 9 I/O Ports	237			Table	9.13 P33	Pin Fu	nction							
		SMIF in SCMR_1		0				1						
		TE in SCR_1		0	1		C	)		1				
		P33DDR	0	1	- 1		0	1	0	1				
		Pin function	P33 input	P33 output	TXD1 outpu		P33 nput	Prohibition of a setup	TXD1 output	Prohibition of a setup				
				Table	e 9.16 P30	Pin Fu	nction							
		SMIF in SCMR_0		0				1						
		TE in SCR_0		0	1		C	)		1				
		P30DDR	0	1	_		0	1	0	1				
		Pin function	P30 input	P30 output	TXD0 outpu		P30 nput	Prohibition of a setup	TXD0 output	Prohibitior of a setup				
	247	Table 9.24 PA1 Pin Function												
		Operating mode Modes 4 to 6												
		AE3 to AE0	101x or 11xx			Other	than 10	01x or 11xx						
		SMIF in SCMR_2	—	0		0								
		TE in SCR_2	—	0		1		0		1				
		PA1DDR	—	0	1	_	0	1	0	1				
		Pin function	A17 output	PA1 input	PA1 output	TXD2 output	PA1 inpu			Prohibition of a setup				
		Operating mode				Mo	ode 7							
		SMIF in SCMR_2		0				1						
		TE in SCR_2		0	1		C	)		1				
		PA1DDR	0	1	-		0	1	0	1				
		Pin function	PA1 input	PA1 output	TXD2 outpu		PA1 nput	Prohibition of a setup	TXD2 output	Prohibition of a setup				



	Page				Revisio	n (See Manual for Details)			
Section 13 Serial Communication Interface (SCI)	375	async be car Recei suppo	hronous and ch rried out using ver/Transmitte orts the smart c	ocked synch standard asy r (UART) or ard (IC card	ronous seri nchronous r an Asynch ) interface b	unication interface (SCI) channels. The SCI can handle both al communication. Asynchronous serial data communication car communication chips such as a Universal Asynchronous ronous Communication Interface Adapter (ACIA). The SCI also ased on ISO/IEC 7816-3 (Identification Card) as an enhanced			
	070		hronous comm		nction.				
3.1 Features	376		t Card Interfac	-					
			U		2	nitted on detection of a parity error during reception			
				-		n detection of a error signal during transmission			
		• Both	h direct conver	tion and inv	erse conven	tion are supported			
3.3 Register Descriptions	379	status serial	The SCI has the following registers for each channel. Some bits in the serial mode register (SMR), serial status register (SSR), and serial control register (SCR) have different functions in different modes .normal serial communication interface mode and smart card interface mode; therefore, the bits are described separately for each mode in the corresponding register sections.						
3.3.5 Serial Mode Register SMR)	381					ormat and select the baud rate generator clock source. Some bits node and smart card interface mode.			
		Table	e title added						
			Normal Seria	l Communic	ation Interf	ace Mode (When SMIF in SCMR is 0)			
		Adde	d						
		•	Smart Card Ir		le (When SI	MIF in SCMR is 1)			
		Bit	Bit Name	Initial Value	R/W	Description			
		7	GM	0	R/W	GS Mode			
						Setting this bit to 1 allows GSM mode operation. In GSI mode, the TEND set timing is put forward to 11.0 etu from the start and the clock output control function is appended. For details, see section 13.7.9, Clock Output Control.			
						0: Normal smart card interface mode operation (initial value)			
						(1) The TEND flag is generated 12.5 etu (11.5 etu in the block transfer mode) after the beginning of the start bit.			
						(2) Clock output on/off control only.			
						1: GSM mode operation in smart card interface mode			
						<ol> <li>The TEND flag is generated 11.0 etu after the beginning of the start bit.</li> </ol>			
						(2) In addition to clock output on/off control, high/how fixed control is supported (set using SCR).			
		6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode operation			
						For details, see section 13.7.4, Block Transfer Mode.			
						0: Normal smart card interface mode operation (initial value)			
						<ol> <li>Error signal transmission, detection, and automat data retransmission are performed.</li> </ol>			
						(2) The TXI interrupt is generated by the TEND flag.			
						(3) The TEND flag is set 12.5 etu (11.0 etu in the GSM mode) after transmission starts.			
						1: Operation in block transfer mode			
						<ol> <li>Error signal transmission, detection, and automat data retransmission are not performed.</li> </ol>			
						(2) The TXI interrupt is generated by the TDRE flag.			
						(3) The TEND flag is set 11.5 etu (11.0 etu in the			



Item	Page				Revisio	n (See Manual for Details)
13.3.5 Serial Mode Register (SMR)		Bit	Bit Name	Initial Value	R/W	Description
		5	PE	0	R/W	Parity Enable
				·		When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.
		4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1)
						0: Selects even parity
						1: Selects odd parity
						For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode).
		3	BCP1	0	R/W	Basic Clock Pulse 1,0
		2	BCP0	0	R/W	These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode.
						00: 32 clock cycles (S = 32)
						01: 64 clock cycles (S = 64)
						10: 372 clock cycles (S = 372)
						11: 256 clock cycles (S = 256)
						For details, see section 13.7.5, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.10, Bit Rate Register (BRR).
		1	CKS1	0	R/W	Clock Select 1,0
		0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
						00:
						01: $\phi / 4$ clock (n = 1)
						10:
						11:
						For the relation between the bit rate register setting and the baud rate, see section 13.3.10, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.10, Bit Rate Register (BRR)).
13.3.6 Serial Control Register (SCR)	383	select	tion of the tran	sfer clock so	urce. For de	I transfer operations and interrupt requests, and is also used to etails on interrupt requests, refer to section 13.9, Interrupts. Some al mode and smart card interface mode.
		Table	e title added			ce Mode (When SMIF in SCMR is 0)



3.3.6 Serial Control Register	-	_	Revision (See Manual for Details)									
3.3.6 Serial Control Register		Adde	ed	_	_							
SCR)		•	Smart Card Ir	nterface Mod	le (When S	MIF in SCMR is 1)						
		Bit	Bit Name	Initial Value	R/W	Description						
		7	TIE	0	R/W	Transmit Interrupt Enable						
						When this bit is set to 1, TXI interrupt request is enabled						
						TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0, or clearing the TIE bit to 0.						
		6	RIE	0	R/W	Receive Interrupt Enable						
						When this bit is set to 1, RXI and ERI interrupt requests are enabled.						
						RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF, FER, PER, or ORER flag in SSR, then clearing the flag to 0, or clearin the RIE bit to 0.						
		5	TE	0	R/W	Transmit Enable						
						When this bit s set to 1, transmission is enabled.						
						In this state, serial transmission is started when transmi data is written to TDR and the TDRE flag in SSR is cleared to 0.						
						SMR setting must be performed to decide the transfer format before setting the TE bit to 1. When this bit is cleared to 0, the transmission operation is disabled, and the TDRE flag is fixed at 1.						
		4	RE	0	R/W	Receive Enable						
						When this bit is set to 1, reception is enabled.						
						Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode.						
						SMR setting must be performed to decide the reception format before setting the RE bit to 1.						
						Clearing the RE bit to 0 does not affect the RDRF, FER PER, and ORER flags, which retain their states.						
		3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)						
						Write 0 to this bit in Smart Card interface mode.						
						When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RERF, FER, and ORER flags in SSR, are not performed.						
						When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FE and ORER flag setting are enabled.						
		2	TEIE	0	R/W	Transmit End Interrupt Enable						
						Write 0 to this bit in Smart Card interface mode.						
						TEI cancellation can be performed by reading 1 from th TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.						



	Page				Revisior	n (See Manual for Details)
3.3.6 Serial Control Register						
SCR)		Bit	Bit Name	Initial Value	R/W	Description
		1	CKE1	0	R/W	Clock Enable 0 and 1
		0	CKE0	0		Enables or disables clock output from the SCK pin. The
						clock output can be dynamically switched in GSM mode
						For details, refer to section 13.7.9, Clock Output Control
						When the GM bit in SMR is 0:
						00: Output disabled (SCK pin can be used as an I/O po pin)
						01: Clock output
						1X: Reserved
						When the GM bit in SMR is 1:
						00: Output fixed low
						01: Clock output
						10: Output fixed high
						11: Clock output
		[Leg	end] on't care			
3.3.7 Serial Status Register SSR)	385	flags		, ORER, PE	R, and FER;	e SCI and multiprocessor bits for transfer. 1 cannot be written they can only be cleared. Some bits in SSR have different erface mode.
		Table	e title added			
			Normal Serial	Communic	ation Interfac	e Mode (When SMIF in SCMR is 0)
			_	Communic		
		Adde	_			
		•	Smart Card In	iterface Mod	le (When SM	IF in SCMR is 1)
		Bit	Bit Name	Initial Value	R/W	Description
		7	TDRE	1	R/(W)* <sup>1</sup>	•
		'	IDRE	1	n/(vv)*	Transmit Data Register Empty Indicates whether TDR contains transmit data.
						[Setting conditions] <ul> <li>When the TE bit in SCR is 0</li> </ul>
						<ul> <li>When the TE bit in SCR is 0</li> <li>When data is transferred from TDR to TSR and dat can be written to TDR</li> </ul>
						[Clearing conditions]
						<ul> <li>When 0 is written to TDRE after reading TDRE = 1</li> </ul>
						<ul> <li>When the DMAC or the DTC*<sup>2</sup> is activated by a TX</li> </ul>
						interrupt request and writes data to TDR
		6	RDRE	0	R/(W)*1	Receive Data Register Full
						Indicates that the received data is stored in RDR.
						[Setting condition]
						When serial reception ends normally and receive data is transferred from RSR to RDR
						[Clearing conditions]
						• When 0 is written to RDRF after reading RDRF = 1
						• When the DMAC or the DTC* <sup>2</sup> is activated by an Ri interrupt and transferred data from RDR
						The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF



Item	Page				Revisio	on (See Manual for Details)
13.3.7 Serial Status Register						
(SSR)		Bit	Bit Name	Initial Value	R/W	Description
		5	ORER	0	R/(W)*1	Overrun Error
						Indicates that an overrun error occurred during reception,
						causing abnormal termination.
						[Setting condition]
						When the next serial reception is completed while RDRF = 1
						The receive data prior to the overrun error is retained in RDR, and the data received subsequently is lost. Also, subsequent serial cannot be continued while the ORER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.
						[Clearing condition]
						When 0 is written to ORER after reading ORER = 1
						The ORER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
		4	ERS	0	R/(W)*1	Error Signal Status
						Indicates that the status of an error, signal 1 returned from
						the reception side at reception
						[Setting condition]
						When the low level of the error signal is sampled
						[Clearing condition]
						When 0 is written to ERS after reading ERS = 1
						The ERS flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.
		3	PER	0	R/(W)*1	Parity Error
						Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.
						[Setting condition]
						When a parity error is detected during reception
						If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent seria reception cannot be continued while the PER flag is set t 1. In clocked synchronous mode, serial transmission cannot be continued, either.
						[Clearing condition]
						When 0 is written to PER after reading PER = 1
		_				The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.



Item	Page				Revis	ion (See Manual for Details)
13.3.7 Serial Status Register						
(SSR)				Initial		
		Bit	Bit Name	Value	R/W	Description
		2	TEND	1	R	Transmit End
						This bit is set to 1 when no error signal has been sent back from the receiving end and the next transmit data is ready to be transferred to TDR.
						[Setting conditions]
						When the TE bit in SCR is 0 and the ERS bit is also 0
						When the ESR bit is 0 and the TDRE bit is 1 after the specified interval following transmission of 1-byte data.
						The timing of bit setting differs according to the register setting as follows:
						When $GM = 0$ and $BLK = 0$ , 2.5 etu after transmission starts
						When $GM = 0$ and $BLK = 1$ , 1.0 etu after transmission starts
						When $GM = 1$ and $BLK = 0$ , 1.5 etu after transmission starts
						When GM = 1 and BLK = 1, 1.0 etu after transmission starts
						[Clearing conditions]
						When 0 is written to TDRE after reading TDRE = 1
						When the DMAC or the DTC is activated by a TXI interrupt and transfers transmission data to TDR
		1	MPB	0	R	Multiprocessor Bit
						This bit is not used in Smart Card interface mode.
		0	MPBT	0	R/W	Multiprocessor Bit Transfer
						Write 0 to this bit in Smart Card interface mode.
		Note	s: 1. The	write value	e should a	lways be 0 to clear the flag.
				-		using the DTC are that DISEL bit be cleared to 0 and the e other than 0.
13.3.8 Smart Card Mode Register (SCMR)	388	SCM specif	e	that selects	the transfe	or format. In this LSI, Smart Card interface mode cannot be
		SCM	R selects the o	peration in	smart card	interface or the data Transfer formats.
				Initial		
		Bit	Bit Name	Value	R/W	Description
		0	SMIF	0	R/W	Smart Card Interface Mode Select
						When this bit is set to 1, smart card interface mode is selected.
						50100100.
						0: Normal asynchronous or clocked synchronous mode



Item	Page			Revi	sion (	See Manual f	or Deta	ails)			
13.3.10 Bit Rate Register (BRR)	393	independe relationsh synchrono or written	ently for ea ips betwee ous mode, to by the	ster that adjusts the ach channel, differer en the N setting in B and Smart Card inte CPU at all times. ships between the	t bit ra RR and rface n	tes can be set f d bit rate B for node. The initia	or each ( normal a l value (	channel. Tab asynchronous of BRR is H'l	le 13.2 sho s mode, clo	ws the cked	
		Mode	AB	lato B	В						
						Error					
		Added									
		Smart Car	d x	φ×	10 <sup>6</sup>			φ×1	<b>0</b> <sup>6</sup>		
		interface n	node	$B = \frac{1}{S \times 2^{2n+1}} \times \frac{1}{S}$	(N + <sup>-</sup>	— Error (% 1)	)=	$\psi \times 1$ B × S × 2 <sup>2n+1</sup>	× (N + 1)	-1   × 100	
		N: BR φ: Op n <u>.S</u> : De x: Do	erating fr	for baud rate gene equency (MHz) by the SMR settin		. ,	_	ables. R Setting			
		CKS1	CKS0	Clock Source	n		BCP1	BCP0	s		
		0	0	ф	0		0	0	32		
		0	1	ф/4	1		0	1	64		
		1	0	ф/16	2		1	0	372		
		1	1	ф/64	3		1	1	256		
		bit rate fo clocked sy Smart Car selected. I	r each frec ynchronou d interfac For details	ample N settings in I juency in normal asy s mode. Table 13.8 e mode, S (the numb , see section 13.7.5, mum bit rates with e	nchron hows : er of b Receiv	nous mode. Tab sample N settin pasic clock perio re Data Samplin	le 13.6 gs in BI ods in a	shows sample RR in Smart ( 1-bit transfer	e N setting Card interfa · interval) c	s in BRR in ace mode. In an be	



	Page				Revis	sion (See Man	ual for	Details)			
3.10 Bit Rate Register		Added									
R)		Table 13.8	BRR	Settings for `	Various B	it Rates (Smart	Card I	nterface Mode,	when	n = 0 and S = 3	
						Operating F	requer	ncy φ (MHz)			
		Bit Rate		5.00		7.00		7.1424		10.00	
		(bps)	Ν	Error (%)	Ν	Error (%)	Ν	Error (%)	Ν	Error (%)	
		6720	0	0.01	1	30.00	1	28.57	1	0.01	
		9600	0	30.00	0	1.99	0	0.00	1	30.00	
						Operating F	requer	ncy φ (MHz)			
		Bit Rate		10.7136		13.00		14.2848		16.00	
		(bps)	Ν	Error (%)	Ν	Error (%)	Ν	Error (%)	Ν	Error (%)	
		6720	1	7.14	2	13.33	2	4.76	2	6.67	
		0/20	•								
		9600 Added	1	25.00	1	8.99	1 (Smar	0.00	1	12.01	
		9600 Added Table 13.9	1	25.00	e at Vario	ous Frequencies	(Smar		e Mode	:)	
		9600 Added	1	25.00 mum Bit Rat	e at Vario		(Smar bps)				
		9600 Added Table 13.9	1 Maxin	25.00 mum Bit Rat 32	e at Vario Maxin	ous Frequencies num Bit Rate (	(Smar bps)	t Card Interfac	e Mode	:)	
		9600 Added Table 13.9 ¢ (MHz)	1 Maxin S =	25.00 mum Bit Rat 32 25	e at Vario Maxin S =64	ous Frequencies num Bit Rate ( S = 256	(Smar bps)	t Card Interface S = 372	e Mode n	:) N	
		9600 Added Table 13.9 \$ (MHz) 5.00	1 Maxin <u>S =</u> 781 937	25.00 mum Bit Rat 32 25	e at Vario Maxin S =64 39063	ous Frequencies num Bit Rate ( S = 256 9766	(Smar bps)	t Card Interfact <b>S = 372</b> 6720	e Mode n 0	e) <b>N</b> O	
		9600 Added Table 13.9 φ (MHz) 5.00 6.00	1 Maxin S = 781 937 109	25.00 mum Bit Rat 32 25 50	e at Vario Maxin S =64 39063 46875	ous Frequencies num Bit Rate ( S = 256 9766 11719	(Smar bps)	t Card Interface <b>S = 372</b> 6720 8065	e Mode n 0 0	e) <b>N</b> O O	
		9600 Added Table 13.9 φ (MHz) 5.00 6.00 7.00	1 Maxin S = 781 937 109 111	25.00 mum Bit Rat 32 25 50 375	e at Vario Maxin S =64 39063 46875 54688	ous Frequencies num Bit Rate ( S = 256 9766 11719 13672	(Smar bps)	t Card Interface <b>S = 372</b> 6720 8065 9409	e Mode n 0 0	e) N O O O O	
		9600 Added Table 13.9 φ (MHz) 5.00 6.00 7.00 7.1424	1 Maxin <u>S =</u> 781 937 109 111 156	25.00 mum Bit Rat 32 25 50 375 600	e at Vario Maxin S =64 39063 46875 54688 55800	ous Frequencies num Bit Rate ( S = 256 9766 11719 13672 13950	(Smar bps)	t Card Interface <b>S = 372</b> 6720 8065 9409 9600	e Mode n 0 0 0 0	e) N O O O O O	
		9600 Added Table 13.9 ∳ (MHz) 5.00 6.00 7.00 7.1424 10.00	1 Maxin 937 109 1111 1566 167	25.00 mum Bit Rat 32 25 50 375 600 250	e at Vario Maxin S =64 39063 46875 54688 55800 78125	ous Frequencies num Bit Rate ( 9766 11719 13672 13950 19531	(Smar bps)	t Card Interface <b>S = 372</b> 6720 8065 9409 9600 13441	e Mode n 0 0 0 0 0	e) N O O O O O O O	
		9600 Added Table 13.9 φ (MHz) 5.00 6.00 7.00 7.1424 10.00 10.7136	1 Maxin <u>S =</u> 781 937 109 111 156 167 203	25.00 mum Bit Rat 32 25 50 375 600 250 400	e at Vario Maxin S =64 39063 46875 54688 55800 78125 83700	ous Frequencies num Bit Rate ( 9766 11719 13672 13950 19531 20925	(Smar bps)	t Card Interface <b>S = 372</b> 6720 8065 9409 9600 13441 14400	e Mode n 0 0 0 0 0 0	e) N O O O O O O O O	



Item	Page	Revision (See Manual for Details)							
Added	423	Added							
13.7 Operation in Smart Card nterface		13.7 Operation in Smart Card Interface							
		The SCI supports an IC card (Smart Card) interface that conforms to ISO/IEC 7816-3 (Identification Card)							
		as a serial communication interface extension function. Switching between the normal serial							
		communication interface and the Smart Card interface mode is carried out by means of a register setting. 13.7.1 Pin Connection Example							
		Figure 13.24 shows an example of connection with the Smart Card. In communication with an IC card, as							
		both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected to the LSI pin. The data transmission line should be pulled up to the VCC power							
		supply with a resistor. If an IC card is not connected, and the TE and RE bits are both set to 1, closed							
		transmission/reception is possible, enabling self-diagnosis to be carried out. When the clock generated on							
	the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. This LSI port output is used as the reset signal.								
		Vcc							
		SCK Data line CLK							
		Px (port) Clock line							
		This LSI Reset line IC card							
		Connected equipment							
		Figure 13.24 Schematic Diagram of Smart Card Interface Pin Connections							
		13.7.2 Data Format (Except for Block Transfer Mode)							
		Figure 13.25 shows the transfer data format in Smart Card interface mode.							
		• One frame consists of 8-bit data plus a parity bit in asynchronous mode.							
		• In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of one bit)							
		is left between the end of the parity bit and the start of the next frame.							
		• If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit.							
		If an error signal is sampled during transmission, the same data is retransmitted automatically after a delay							
		of 2 etu or longer.							




Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card		
Interface		When there is no parity error
		Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
		Taransmitting station output
		When a parity error occurs
		Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
		Taransmitting station output
		Receiving station output
		[Legend] DS: Start bit
		D0 to D7: Data bits Dp: Parity bit
		DE: Error signal
		Figure 13.25 Normal Smart Card Interface Data Format
		Data transfer with other types of IC cards (direct convention and inverse convention) are performed as described in the following.
		(Z)       A       Z       Z       A       A       A       A       Z       (Z)       State         Ds       D0       D1       D2       D3       D4       D5       D6       D7       Dp
		Figure 13.26 Direct Convention (SDIR = SINV = O/E = 0)
		With the direction convention type IC and the above sample start character, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order.
		The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV bits in SCMR to 0. According to Smart Card regulations, clear the O/E bit in SMR to 0 to select even parity mode.
		(Z)       A       Z       Z       A       A       A       A       Z       (Z)       State         Ds       D7       D6       D5       D4       D3       D2       D1       D0       Dp
		Figure 13.27 Inverse Convention (SDIR = SINV = O/E = 1)
		With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data for the above is H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to state Z. In this LSI, the SINV bit inverts only data bits D0 to D7. Therefore, set the O/E bit in SMR to 1 to invert the parity bit for both transmission and reception.



Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		13.7.3 Clock
		Only an internal clock which is generated by the on-chip baud rate generator is used as a transmit/receive clock. When an output clock is selected by setting CKE0 to 1, a clock with a frequency S* times the bit rate is output from the SCK pin.
		Note: * S is the value shown in section 13.3.10, Bit Rate Register (BRR).
		13.7.4 Block Transfer Mode
		Operation in block transfer mode is the same as that in the normal Smart Card interface mode, except for the following points.
		• In reception, though the parity check is performed, no error signal is output even if an error is
		• detected. However, the PER bit in SSR is set to 1 and must be cleared before receiving the parity bit of the next frame.
		• In transmission, a guard time of at least 1 etu is left between the end of the parity bit and the start of the next frame.
		• In transmission, because retransmission is not performed, the TEND flag is set to 1, 11.5 etu after transmission start.
		• As with the normal Smart Card interface, the ERS flag indicates the error signal status, but since error signal transfer is not performed, this flag is always cleared to 0.
		13.7.5 Receive Data Sampling Timing and Reception Margin
		In Smart Card interface mode an internal clock generated by the on-chip baud rate generator can only be used as a transmission/reception clock. In this mode, the SCI operates on a basic clock with a frequency of 32, 64, 372, or 256 times the transfer rate (fixed to 16 times in normal asynchronous mode) as determined by bits BCP1 and BCP0. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. As shown in figure 13.28, by sampling receive data at the rising-edge of the 16th, 32nd, 186th, or 128th pulse of the basic clock, data can be latched at the middle of the bit. The reception margin is given by the following formula.
		$M =  (0.5 - \frac{1}{2N}) - (L - 0.5) F - \frac{ D - 0.5 }{N} (1 + F)   \times 100 [\%]$
		Where M: Reception margin (%)
		N: Ratio of bit rate to clock (N = 32, 64, 372, and 256)
		D: Clock duty (D = 0 to $1.0$ )
		L: Frame length ( $L = 10$ )
		F: Absolute value of clock frequency deviation








Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		13.7.7 Serial Data Transmission (Except for Block Transfer Mode)
		As data transmission in Smart Card interface mode involves error signal sampling and retransmission processing, the operations are different from those in normal serial communication interface mode (except for block transfer mode). Figure 13.29 illustrates the retransfer operation when the SCI is in transmit mode.
		<ol> <li>If an error signal is sent back from the receiving end after transmission of one frame is complete, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The ERS bit in SSR should be cleared to 0 by the time the next parity bit is sampled.</li> <li>The TEND bit in SSR is not set for a frame in which an error signal indicating an abnormality is received. Data is retransferred from TDR to TSR, and retransmitted automatically.</li> <li>If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set. Transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt request is generated. Writing transmit data to TDR transfers the next transmit data.</li> <li>Figure 13.31 shows a flowchart for transmission. A sequence of transmit operations can be performed automatically by specifying the DTC or the DMAC to be activated with a TXI interrupt source. In a transmit operation, the TDRE flag is set to 1 at the same time as the TEND flag in SSR is set, and a TXI interrupt will be generated if the TIE bit in SCR has been set to 1. If the TXI request is designated beforehand as a DTC* or the DMAC activation source, the DTC* or the DMAC will be activated by the TXI request, and transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0 when data is transferred by the DTC* or the DMAC will automatically transmit the specified number of bytes in the event of an error, including retransmission. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.</li> <li>When performing transfer using the DMAC or the DTC, it is essential to set and enable the DMAC or the DTC* before carrying out SC</li></ol>

Item	Page	Revision (See Manual for Details)					
13.7 Operation in Smart Card Interface		Image: construction (See manual for Details)         Image: construction (See manual for Deta					
		timing is shown in figure 13.30. $\begin{array}{c ccccccccccccccccccccccccccccccccccc$					








	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		13.7.8 Serial Data Reception (Except for Block Transfer Mode)
		Data reception in Smart Card interface mode uses the same operation procedure as for normal serial communication interface mode. Figure 13.32 illustrates the retransfer operation when the SCI is in receive mode.
		<ol> <li>If an error is found when the received parity bit is checked, the PER bit in SSR is automatically set to 1 If the RIE bit in SCR is set at this time, an ERI interrupt request is generated. The PER bit in SSR shou be kept cleared to 0 until the next parity bit is sampled.</li> </ol>
		2. The RDRF bit in SSR is not set for a frame in which an error has occurred.
		3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1, the received paration is judged to have been completed normally, and the RDRF flag in SSR is automatically set to If the RIE bit in SCR is enabled at this time, an RXI interrupt request is generated.
		Figure 13.33 shows a flowchart for reception. A sequence of receive operations can be performed automatically by specifying the DTC* or the DMAC to be activated using an RXI interrupt source. In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DTC* or the DMAC activation source, the DTC* or the DMAC will be activated by the RXI request, and the receive data will be transferred. The RDRF flag is cleared to 0 automatically when data is transferred by the DTC* or the DMAC. If an error occurs in receive mode and the ORER or PER flag is set to 1, a transfer error interrupt (ERI) request will be generated. Hence, so the error flag must be cleared to 0. In the event of an error, the DTC* or the DMAC is not activated and receive data is skipped. Therefore, receive data is transferred for only the specified number of bytes in the event of an error. Even when a parity error occurs in receive mode and the PER flag is set to 1, the data that has been received is transferred to RDR and can be read from there. Note: For details on receive operations in block transfer mode, refer to section 13.4, Operation in Asynchronous Mode. * The Flags are automatically cleared by the DTC when the DTC's DISEL bit is cleared to 0 and the transfer frame
		PER
		Figure 13.32 Retransfer Operation in SCI Receive Mode







Item	Page	Revision (See Manual for Details)				
13.7 Operation in Smart Card Interface		When turning on the power or switching between Smart Card interface mode and software standby mode, the following procedures should be followed in order to maintain the clock duty.				
		Powering On: To secure clock duty from power-on, the following switching procedure should be followed				
		1. The initial state is port input and high impedance. Use a pull-up resistor or pull-down resistor to fix the potential.				
		2. Fix the SCK pin to the specified output level with the CKE1 bit in SCR.				
		3. Set SMR and SCMR, and switch to smart card mode operation.				
		4. Set the CKE0 bit in SCR to 1 to start clock output.				
		When changing from smart card interface mode to software standby mode:				
		1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the val for the fixed output state in software standby mode.				
		2. Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode.				
		3. Write 0 to the CKE0 bit in SCR to halt the clock.				
		4. Wait for one serial clock period.				
		During this interval, clock output is fixed at the specified level, with the duty preserved.				
		5. Make the transition to the software standby state.				
		When returning to smart card interface mode from software standby mode:				
		1. Exit the software standby state.				
		2. Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the normal dut				
		Normal operation				
		Figure 13.35 Clock Halt and Restart Procedure				
		Figure 13.35 Clock Halt and Restart Procedure				



ltem	Page		Revision (See Manual for Details)					
13.8 Interrupts	427	7 Added 13.9.2 Interrupts in Smart Card Interface Mode						
	Table 13.13 shows the interrupt sources in Smart Card interface mode. The transmit end interrupt request cannot be used in this mode.						t (TEI)	
		Note: In case of block transfer mode, see section 13.9.1, Interrupts in Normal Serial G Interface Mode.						eation
		Table 13.1	Table 13.13 Interrupt Sources in Smart Card Interface Mode					
		Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation	Priority*
		0	ERI0	Receive Error,	ORER, PER,	Not possible	Not possible	High
				Detection	ERS			<b>A</b>
			RXI0	Receive Data Full	RDRF	Possible	Possible	-
			TXI0	Transmit Data Empty	TEND	Possible	Possible	-
		1	ERI1	Receive Error,	ORER, PER,	Not possible	Not possible	-
				Detection	ERS			
			RXI1	Receive Data Full	RDRF	Possible	Possible	_
			TXI1	Transmit Data Empty	TEND	Possible	Possible	_
		2	ERI2	Receive Error,	ORER, PER,	Not possible	Not possible	_
				Detection	ERS			
			RXI2	Receive Data Full	RDRF	Possible	Not possible	
			TXI2	Transmit Data Empty	TEND	Possible	Not possible	Low
		Note: *		s the initial state immed nterrupt controller.	iately after a res	et. Priorities in c	hannels can be	changed