

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RenesasTechnology Corp.

Product Category	MPU&MCU	Document No.	TN-H8*-283A/EA	Rev.	1.0
Title	H8S/2215 Group, Smart card interface functional public presentation		Information Category	Specification Change	
Applicable Product	H8S/2215 Group	Lot No.	Reference Document	H8S/2215 Series Hardware Manual REJ09B0140-0400O Rev.4.00	
		All			

Into H8S/2215 group, it has the independent serial communication interface (SCI) of 3 channels. Although the smart card (IC card) interface function based on ISO/IEC 7816-3 (Identification Card) was added to such SCI, it was considering as secret until now. Lately, connection of smart card interface extension functional public presentation of these SCI is carried out.

In order to use SCI as a smart card interface, the 0bit of SCI/SCMR is set as 1. (Refer to Table 1)

Table 1 Open bit (SCI/SCMR/SMIF)

Bit	Bit Name	Initial Value	R/W	Description
0	SMIF	0	R/W	Smart Card Interface Mode Select When this bit is set to 1, smart card interface mode is selected. 0: Normal asynchronous or clocked synchronous mode 1: Smart card interface mode

In addition, if a SMIF bit is set as 1, the function of each register of SMR, SCR, and SSR will change. It following-paper-refers to for details.

The main features of this smart card interface

- An error signal can be automatically transmitted on detection of a parity error during reception
- Data can be automatically re-transmitted on detection of a error signal during transmission
- Both direct convention and inverse convention are supported

< Hardware manual change part >

- Section 9 I/O ports
- Section 13 Serial Communication Interface (SCI)

Hereafter, hardware manual change part details are described.

Item	Page	Revision (See Manual for Details)																																																					
Section 9 I/O Ports	237	Table 9.13 P33 Pin Function																																																					
		<table border="1"> <tr> <td>SMIF in SCMR_1</td> <td colspan="3">0</td> <td colspan="4">1</td> </tr> <tr> <td>TE in SCR_1</td> <td colspan="2">0</td> <td>1</td> <td colspan="2">0</td> <td colspan="2">1</td> </tr> <tr> <td>P33DDR</td> <td>0</td> <td>1</td> <td>—</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Pin function</td> <td>P33 input</td> <td>P33 output</td> <td>TXD1 output</td> <td>P33 input</td> <td>Prohibition of a setup</td> <td>TXD1 output</td> <td>Prohibition of a setup</td> </tr> </table>	SMIF in SCMR_1	0			1				TE in SCR_1	0		1	0		1		P33DDR	0	1	—	0	1	0	1	Pin function	P33 input	P33 output	TXD1 output	P33 input	Prohibition of a setup	TXD1 output	Prohibition of a setup																					
		SMIF in SCMR_1	0			1																																																	
		TE in SCR_1	0		1	0		1																																															
		P33DDR	0	1	—	0	1	0	1																																														
	Pin function	P33 input	P33 output	TXD1 output	P33 input	Prohibition of a setup	TXD1 output	Prohibition of a setup																																															
	Table 9.16 P30 Pin Function																																																						
	<table border="1"> <tr> <td>SMIF in SCMR_0</td> <td colspan="3">0</td> <td colspan="4">1</td> </tr> <tr> <td>TE in SCR_0</td> <td colspan="2">0</td> <td>1</td> <td colspan="2">0</td> <td colspan="2">1</td> </tr> <tr> <td>P30DDR</td> <td>0</td> <td>1</td> <td>—</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Pin function</td> <td>P30 input</td> <td>P30 output</td> <td>TXD0 output</td> <td>P30 input</td> <td>Prohibition of a setup</td> <td>TXD0 output</td> <td>Prohibition of a setup</td> </tr> </table>	SMIF in SCMR_0	0			1				TE in SCR_0	0		1	0		1		P30DDR	0	1	—	0	1	0	1	Pin function	P30 input	P30 output	TXD0 output	P30 input	Prohibition of a setup	TXD0 output	Prohibition of a setup																						
	SMIF in SCMR_0	0			1																																																		
	TE in SCR_0	0		1	0		1																																																
P30DDR	0	1	—	0	1	0	1																																																
Pin function	P30 input	P30 output	TXD0 output	P30 input	Prohibition of a setup	TXD0 output	Prohibition of a setup																																																
247	Table 9.24 PA1 Pin Function																																																						
	<table border="1"> <tr> <td>Operating mode</td> <td colspan="8">Modes 4 to 6</td> </tr> <tr> <td>AE3 to AE0</td> <td>101x or 11xx</td> <td colspan="7">Other than 101x or 11xx</td> </tr> <tr> <td>SMIF in SCMR_2</td> <td>—</td> <td colspan="3">0</td> <td colspan="4">1</td> </tr> <tr> <td>TE in SCR_2</td> <td>—</td> <td colspan="2">0</td> <td>1</td> <td colspan="2">0</td> <td colspan="2">1</td> </tr> <tr> <td>PA1DDR</td> <td>—</td> <td>0</td> <td>1</td> <td>—</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Pin function</td> <td>A17 output</td> <td>PA1 input</td> <td>PA1 output</td> <td>TXD2 output</td> <td>PA1 input</td> <td>Prohibition of a setup</td> <td>TXD2 output</td> <td>Prohibition of a setup</td> </tr> </table>	Operating mode	Modes 4 to 6								AE3 to AE0	101x or 11xx	Other than 101x or 11xx							SMIF in SCMR_2	—	0			1				TE in SCR_2	—	0		1	0		1		PA1DDR	—	0	1	—	0	1	0	1	Pin function	A17 output	PA1 input	PA1 output	TXD2 output	PA1 input	Prohibition of a setup	TXD2 output	Prohibition of a setup
	Operating mode	Modes 4 to 6																																																					
	AE3 to AE0	101x or 11xx	Other than 101x or 11xx																																																				
	SMIF in SCMR_2	—	0			1																																																	
TE in SCR_2	—	0		1	0		1																																																
PA1DDR	—	0	1	—	0	1	0	1																																															
Pin function	A17 output	PA1 input	PA1 output	TXD2 output	PA1 input	Prohibition of a setup	TXD2 output	Prohibition of a setup																																															
Mode 7																																																							
<table border="1"> <tr> <td>SMIF in SCMR_2</td> <td colspan="3">0</td> <td colspan="4">1</td> </tr> <tr> <td>TE in SCR_2</td> <td colspan="2">0</td> <td>1</td> <td colspan="2">0</td> <td colspan="2">1</td> </tr> <tr> <td>PA1DDR</td> <td>0</td> <td>1</td> <td>—</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Pin function</td> <td>PA1 input</td> <td>PA1 output</td> <td>TXD2 output</td> <td>PA1 input</td> <td>Prohibition of a setup</td> <td>TXD2 output</td> <td>Prohibition of a setup</td> </tr> </table>	SMIF in SCMR_2	0			1				TE in SCR_2	0		1	0		1		PA1DDR	0	1	—	0	1	0	1	Pin function	PA1 input	PA1 output	TXD2 output	PA1 input	Prohibition of a setup	TXD2 output	Prohibition of a setup																							
SMIF in SCMR_2	0			1																																																			
TE in SCR_2	0		1	0		1																																																	
PA1DDR	0	1	—	0	1	0	1																																																
Pin function	PA1 input	PA1 output	TXD2 output	PA1 input	Prohibition of a setup	TXD2 output	Prohibition of a setup																																																

Item	Page	Revision (See Manual for Details)															
Section 13 Serial Communication Interface (SCI)	375	This LSI has three independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clocked synchronous serial communication. Asynchronous serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA). The SCI also supports the smart card (IC card) interface based on ISO/IEC 7816-3 (Identification Card) as an enhanced asynchronous communication function.															
13.1 Features	376	<p>Smart Card Interface</p> <ul style="list-style-type: none"> • An error signal can be automatically transmitted on detection of a parity error during reception • Data can be automatically re-transmitted on detection of an error signal during transmission • Both direct convention and inverse convention are supported 															
13.3 Register Descriptions	379	The SCI has the following registers for each channel. Some bits in the serial mode register (SMR), serial status register (SSR), and serial control register (SCR) have different functions in different modes .normal serial communication interface mode and smart card interface mode; therefore, the bits are described separately for each mode in the corresponding register sections.															
13.3.5 Serial Mode Register (SMR)	381	<p>SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source. Some bits in SMR have different functions in normal mode and smart card interface mode.</p> <p>Table title added</p> <ul style="list-style-type: none"> • Normal Serial Communication Interface Mode (When SMIF in SCMR is 0) <p>Added</p> <ul style="list-style-type: none"> • Smart Card Interface Mode (When SMIF in SCMR is 1) <table border="1" data-bbox="520 860 1461 1962"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>GM</td> <td>0</td> <td>R/W</td> <td> <p>GS Mode</p> <p>Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu from the start and the clock output control function is appended. For details, see section 13.7.9, Clock Output Control.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) The TEND flag is generated 12.5 etu (11.5 etu in the block transfer mode) after the beginning of the start bit.</p> <p>(2) Clock output on/off control only.</p> <p>1: GSM mode operation in smart card interface mode</p> <p>(1) The TEND flag is generated 11.0 etu after the beginning of the start bit.</p> <p>(2) In addition to clock output on/off control, high/how fixed control is supported (set using SCR).</p> </td> </tr> <tr> <td>6</td> <td>BLK</td> <td>0</td> <td>R/W</td> <td> <p>Setting this bit to 1 allows block transfer mode operation. For details, see section 13.7.4, Block Transfer Mode.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are performed.</p> <p>(2) The TXI interrupt is generated by the TEND flag.</p> <p>(3) The TEND flag is set 12.5 etu (11.0 etu in the GSM mode) after transmission starts.</p> <p>1: Operation in block transfer mode</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are not performed.</p> <p>(2) The TXI interrupt is generated by the TDRE flag.</p> <p>(3) The TEND flag is set 11.5 etu (11.0 etu in the GSM mode) after transmission starts.</p> </td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	7	GM	0	R/W	<p>GS Mode</p> <p>Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu from the start and the clock output control function is appended. For details, see section 13.7.9, Clock Output Control.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) The TEND flag is generated 12.5 etu (11.5 etu in the block transfer mode) after the beginning of the start bit.</p> <p>(2) Clock output on/off control only.</p> <p>1: GSM mode operation in smart card interface mode</p> <p>(1) The TEND flag is generated 11.0 etu after the beginning of the start bit.</p> <p>(2) In addition to clock output on/off control, high/how fixed control is supported (set using SCR).</p>	6	BLK	0	R/W	<p>Setting this bit to 1 allows block transfer mode operation. For details, see section 13.7.4, Block Transfer Mode.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are performed.</p> <p>(2) The TXI interrupt is generated by the TEND flag.</p> <p>(3) The TEND flag is set 12.5 etu (11.0 etu in the GSM mode) after transmission starts.</p> <p>1: Operation in block transfer mode</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are not performed.</p> <p>(2) The TXI interrupt is generated by the TDRE flag.</p> <p>(3) The TEND flag is set 11.5 etu (11.0 etu in the GSM mode) after transmission starts.</p>
Bit	Bit Name	Initial Value	R/W	Description													
7	GM	0	R/W	<p>GS Mode</p> <p>Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu from the start and the clock output control function is appended. For details, see section 13.7.9, Clock Output Control.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) The TEND flag is generated 12.5 etu (11.5 etu in the block transfer mode) after the beginning of the start bit.</p> <p>(2) Clock output on/off control only.</p> <p>1: GSM mode operation in smart card interface mode</p> <p>(1) The TEND flag is generated 11.0 etu after the beginning of the start bit.</p> <p>(2) In addition to clock output on/off control, high/how fixed control is supported (set using SCR).</p>													
6	BLK	0	R/W	<p>Setting this bit to 1 allows block transfer mode operation. For details, see section 13.7.4, Block Transfer Mode.</p> <p>0: Normal smart card interface mode operation (initial value)</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are performed.</p> <p>(2) The TXI interrupt is generated by the TEND flag.</p> <p>(3) The TEND flag is set 12.5 etu (11.0 etu in the GSM mode) after transmission starts.</p> <p>1: Operation in block transfer mode</p> <p>(1) Error signal transmission, detection, and automatic data retransmission are not performed.</p> <p>(2) The TXI interrupt is generated by the TDRE flag.</p> <p>(3) The TEND flag is set 11.5 etu (11.0 etu in the GSM mode) after transmission starts.</p>													

Item	Page	Revision (See Manual for Details)																																			
13.3.5 Serial Mode Register (SMR)		<table border="1"> <thead> <tr> <th data-bbox="520 237 555 264">Bit</th> <th data-bbox="584 237 676 264">Bit Name</th> <th data-bbox="708 215 769 264">Initial Value</th> <th data-bbox="836 237 880 264">R/W</th> <th data-bbox="919 237 1040 264">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="520 282 536 304">5</td> <td data-bbox="584 282 616 304">PE</td> <td data-bbox="708 282 724 304">0</td> <td data-bbox="836 282 880 304">R/W</td> <td data-bbox="919 282 1461 439"> Parity Enable When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode. </td> </tr> <tr> <td data-bbox="520 456 536 479">4</td> <td data-bbox="584 456 628 479">O/E</td> <td data-bbox="708 456 724 479">0</td> <td data-bbox="836 456 880 479">R/W</td> <td data-bbox="919 456 1461 658"> Parity Mode (valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode). </td> </tr> <tr> <td data-bbox="520 676 536 698">3</td> <td data-bbox="584 676 644 698">BCP1</td> <td data-bbox="708 676 724 698">0</td> <td data-bbox="836 676 880 698">R/W</td> <td data-bbox="919 676 1126 698">Basic Clock Pulse 1,0</td> </tr> <tr> <td data-bbox="520 716 536 739">2</td> <td data-bbox="584 716 644 739">BCP0</td> <td data-bbox="708 716 724 739">0</td> <td data-bbox="836 716 880 739">R/W</td> <td data-bbox="919 716 1461 1021"> These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode. 00: 32 clock cycles (S = 32) 01: 64 clock cycles (S = 64) 10: 372 clock cycles (S = 372) 11: 256 clock cycles (S = 256) For details, see section 13.7.5, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.10, Bit Rate Register (BRR). </td> </tr> <tr> <td data-bbox="520 1039 536 1061">1</td> <td data-bbox="584 1039 644 1061">CKS1</td> <td data-bbox="708 1039 724 1061">0</td> <td data-bbox="836 1039 880 1061">R/W</td> <td data-bbox="919 1039 1078 1061">Clock Select 1,0</td> </tr> <tr> <td data-bbox="520 1079 536 1102">0</td> <td data-bbox="584 1079 644 1102">CKS0</td> <td data-bbox="708 1079 724 1102">0</td> <td data-bbox="836 1079 880 1102">R/W</td> <td data-bbox="919 1079 1461 1424"> These bits select the clock source for the baud rate generator. 00: ϕ clock (n = 0) 01: $\phi/4$ clock (n = 1) 10: $\phi/16$ clock (n = 2) 11: $\phi/64$ clock (n = 3) For the relation between the bit rate register setting and the baud rate, see section 13.3.10, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.10, Bit Rate Register (BRR)). </td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	5	PE	0	R/W	Parity Enable When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.	4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode).	3	BCP1	0	R/W	Basic Clock Pulse 1,0	2	BCP0	0	R/W	These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode. 00: 32 clock cycles (S = 32) 01: 64 clock cycles (S = 64) 10: 372 clock cycles (S = 372) 11: 256 clock cycles (S = 256) For details, see section 13.7.5, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.10, Bit Rate Register (BRR).	1	CKS1	0	R/W	Clock Select 1,0	0	CKS0	0	R/W	These bits select the clock source for the baud rate generator. 00: ϕ clock (n = 0) 01: $\phi/4$ clock (n = 1) 10: $\phi/16$ clock (n = 2) 11: $\phi/64$ clock (n = 3) For the relation between the bit rate register setting and the baud rate, see section 13.3.10, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.10, Bit Rate Register (BRR)).
Bit	Bit Name	Initial Value	R/W	Description																																	
5	PE	0	R/W	Parity Enable When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.																																	
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1) 0: Selects even parity 1: Selects odd parity For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode).																																	
3	BCP1	0	R/W	Basic Clock Pulse 1,0																																	
2	BCP0	0	R/W	These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode. 00: 32 clock cycles (S = 32) 01: 64 clock cycles (S = 64) 10: 372 clock cycles (S = 372) 11: 256 clock cycles (S = 256) For details, see section 13.7.5, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.10, Bit Rate Register (BRR).																																	
1	CKS1	0	R/W	Clock Select 1,0																																	
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator. 00: ϕ clock (n = 0) 01: $\phi/4$ clock (n = 1) 10: $\phi/16$ clock (n = 2) 11: $\phi/64$ clock (n = 3) For the relation between the bit rate register setting and the baud rate, see section 13.3.10, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.10, Bit Rate Register (BRR)).																																	
13.3.6 Serial Control Register (SCR)	383	<p>SCR is a register that enables or disables SCI transfer operations and interrupt requests, and is also used to selection of the transfer clock source. For details on interrupt requests, refer to section 13.9, Interrupts. Some bits in SCR have different functions in normal mode and smart card interface mode.</p> <p>Table title added</p> <ul style="list-style-type: none"> • Normal Serial Communication Interface Mode (When SMIF in SCMR is 0) 																																			

Item	Page	Revision (See Manual for Details)				
13.3.6 Serial Control Register (SCR)		Added				
		• Smart Card Interface Mode (When SMIF in SCMR is 1)				
			Bit	Bit Name	Initial Value	R/W Description
		7	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, TXI interrupt request is enabled. TXI interrupt request cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0, or clearing the TIE bit to 0.
		6	RIE	0	R/W	Receive Interrupt Enable When this bit is set to 1, RXI and ERI interrupt requests are enabled. RXI and ERI interrupt request cancellation can be performed by reading 1 from the RDRF, FER, PER, or ORER flag in SSR, then clearing the flag to 0, or clearing the RIE bit to 0.
		5	TE	0	R/W	Transmit Enable When this bit is set to 1, transmission is enabled. In this state, serial transmission is started when transmit data is written to TDR and the TDRE flag in SSR is cleared to 0. SMR setting must be performed to decide the transfer format before setting the TE bit to 1. When this bit is cleared to 0, the transmission operation is disabled, and the TDRE flag is fixed at 1.
4	RE	0	R/W	Receive Enable When this bit is set to 1, reception is enabled. Serial reception is started in this state when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode. SMR setting must be performed to decide the reception format before setting the RE bit to 1. Clearing the RE bit to 0 does not affect the RDRF, FER, PER, and ORER flags, which retain their states.		
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode) Write 0 to this bit in Smart Card interface mode. When receive data including MPB = 0 is received, receive data transfer from RSR to RDR, receive error detection, and setting of the RERF, FER, and ORER flags in SSR, are not performed. When receive data including MPB = 1 is received, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0 automatically, and generation of RXI and ERI interrupts (when the TIE and RIE bits in SCR are set to 1) and FER and ORER flag setting are enabled.		
2	TEIE	0	R/W	Transmit End Interrupt Enable Write 0 to this bit in Smart Card interface mode. TEI cancellation can be performed by reading 1 from the TDRE flag in SSR, then clearing it to 0 and clearing the TEND flag to 0, or clearing the TEIE bit to 0.		


Item	Page	Revision (See Manual for Details)															
13.3.6 Serial Control Register (SCR)		<table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>CKE1</td> <td>0</td> <td>R/W</td> <td>Clock Enable 0 and 1</td> </tr> <tr> <td>0</td> <td>CKE0</td> <td>0</td> <td></td> <td>Enables or disables clock output from the SCK pin. The clock output can be dynamically switched in GSM mode. For details, refer to section 13.7.9, Clock Output Control. When the GM bit in SMR is 0: 00: Output disabled (SCK pin can be used as an I/O port pin) 01: Clock output 1X: Reserved When the GM bit in SMR is 1: 00: Output fixed low 01: Clock output 10: Output fixed high 11: Clock output</td> </tr> </tbody> </table> <p>[Legend] X: Don't care</p>	Bit	Bit Name	Initial Value	R/W	Description	1	CKE1	0	R/W	Clock Enable 0 and 1	0	CKE0	0		Enables or disables clock output from the SCK pin. The clock output can be dynamically switched in GSM mode. For details, refer to section 13.7.9, Clock Output Control. When the GM bit in SMR is 0: 00: Output disabled (SCK pin can be used as an I/O port pin) 01: Clock output 1X: Reserved When the GM bit in SMR is 1: 00: Output fixed low 01: Clock output 10: Output fixed high 11: Clock output
Bit	Bit Name	Initial Value	R/W	Description													
1	CKE1	0	R/W	Clock Enable 0 and 1													
0	CKE0	0		Enables or disables clock output from the SCK pin. The clock output can be dynamically switched in GSM mode. For details, refer to section 13.7.9, Clock Output Control. When the GM bit in SMR is 0: 00: Output disabled (SCK pin can be used as an I/O port pin) 01: Clock output 1X: Reserved When the GM bit in SMR is 1: 00: Output fixed low 01: Clock output 10: Output fixed high 11: Clock output													
13.3.7 Serial Status Register (SSR)	385	<p>SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared. Some bits in SSR have different functions in normal mode and smart card interface mode.</p> <p>Table title added</p> <ul style="list-style-type: none"> • Normal Serial Communication Interface Mode (When SMIF in SCMR is 0) <p>Added</p> <ul style="list-style-type: none"> • Smart Card Interface Mode (When SMIF in SCMR is 1) <table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>TDRE</td> <td>1</td> <td>R/(W)*¹</td> <td>Transmit Data Register Empty Indicates whether TDR contains transmit data. [Setting conditions] <ul style="list-style-type: none"> • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to TDRE after reading TDRE = 1 • When the DMAC or the DTC*² is activated by a TXI interrupt request and writes data to TDR </td> </tr> <tr> <td>6</td> <td>RDRE</td> <td>0</td> <td>R/(W)*¹</td> <td>Receive Data Register Full Indicates that the received data is stored in RDR. [Setting condition] <ul style="list-style-type: none"> • When serial reception ends normally and receive data is transferred from RSR to RDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to RDRF after reading RDRF = 1 • When the DMAC or the DTC*² is activated by an RXI interrupt and transferred data from RDR The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost. </td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	7	TDRE	1	R/(W)* ¹	Transmit Data Register Empty Indicates whether TDR contains transmit data. [Setting conditions] <ul style="list-style-type: none"> • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to TDRE after reading TDRE = 1 • When the DMAC or the DTC*² is activated by a TXI interrupt request and writes data to TDR 	6	RDRE	0	R/(W)* ¹	Receive Data Register Full Indicates that the received data is stored in RDR. [Setting condition] <ul style="list-style-type: none"> • When serial reception ends normally and receive data is transferred from RSR to RDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to RDRF after reading RDRF = 1 • When the DMAC or the DTC*² is activated by an RXI interrupt and transferred data from RDR The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.
Bit	Bit Name	Initial Value	R/W	Description													
7	TDRE	1	R/(W)* ¹	Transmit Data Register Empty Indicates whether TDR contains transmit data. [Setting conditions] <ul style="list-style-type: none"> • When the TE bit in SCR is 0 • When data is transferred from TDR to TSR and data can be written to TDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to TDRE after reading TDRE = 1 • When the DMAC or the DTC*² is activated by a TXI interrupt request and writes data to TDR 													
6	RDRE	0	R/(W)* ¹	Receive Data Register Full Indicates that the received data is stored in RDR. [Setting condition] <ul style="list-style-type: none"> • When serial reception ends normally and receive data is transferred from RSR to RDR [Clearing conditions] <ul style="list-style-type: none"> • When 0 is written to RDRF after reading RDRF = 1 • When the DMAC or the DTC*² is activated by an RXI interrupt and transferred data from RDR The RDRF flag is not affected and retains their previous values when the RE bit in SCR is cleared to 0. If reception of the next data is completed while the RDRF flag is still set to 1, an overrun error will occur and the receive data will be lost.													

Item	Page	Revision (See Manual for Details)			
13.3.7 Serial Status Register (SSR)		Initial			
		Bit	Bit Name	Value	R/W
		Description			
		5	ORER	0	R/(W)* ¹
4	ERS	0	R/(W)* ¹	<p>Error Signal Status</p> <p>Indicates that the status of an error, signal 1 returned from the reception side at reception</p> <p>[Setting condition]</p> <p>When the low level of the error signal is sampled</p> <p>[Clearing condition]</p> <p>When 0 is written to ERS after reading ERS = 1</p> <p>The ERS flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.</p>	
3	PER	0	R/(W)* ¹	<p>Parity Error</p> <p>Indicates that a parity error occurred during reception using parity addition in asynchronous mode, causing abnormal termination.</p> <p>[Setting condition]</p> <p>When a parity error is detected during reception</p> <p>If a parity error occurs, the receive data is transferred to RDR but the RDRF flag is not set. Also, subsequent serial reception cannot be continued while the PER flag is set to 1. In clocked synchronous mode, serial transmission cannot be continued, either.</p> <p>[Clearing condition]</p> <p>When 0 is written to PER after reading PER = 1</p> <p>The PER flag is not affected and retains its previous state when the RE bit in SCR is cleared to 0.</p>	

Item	Page	Revision (See Manual for Details)																				
13.3.7 Serial Status Register (SSR)		<table border="1"> <thead> <tr> <th data-bbox="520 210 568 264">Bit</th> <th data-bbox="584 210 679 264">Bit Name</th> <th data-bbox="703 210 767 264">Initial Value</th> <th data-bbox="807 210 855 264">R/W</th> <th data-bbox="903 210 1023 264">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="520 277 536 300">2</td> <td data-bbox="584 277 647 300">TEND</td> <td data-bbox="703 277 719 300">1</td> <td data-bbox="807 277 823 300">R</td> <td data-bbox="903 277 1461 898"> Transmit End This bit is set to 1 when no error signal has been sent back from the receiving end and the next transmit data is ready to be transferred to TDR. [Setting conditions] When the TE bit in SCR is 0 and the ERS bit is also 0 When the ESR bit is 0 and the TDRE bit is 1 after the specified interval following transmission of 1-byte data. The timing of bit setting differs according to the register setting as follows: When GM = 0 and BLK = 0, 2.5 etu after transmission starts When GM = 0 and BLK = 1, 1.0 etu after transmission starts When GM = 1 and BLK = 0, 1.5 etu after transmission starts When GM = 1 and BLK = 1, 1.0 etu after transmission starts [Clearing conditions] When 0 is written to TDRE after reading TDRE = 1 When the DMAC or the DTC is activated by a TXI interrupt and transfers transmission data to TDR </td> </tr> <tr> <td data-bbox="520 911 536 934">1</td> <td data-bbox="584 911 632 934">MPB</td> <td data-bbox="703 911 719 934">0</td> <td data-bbox="807 911 823 934">R</td> <td data-bbox="903 911 1461 978"> Multiprocessor Bit This bit is not used in Smart Card interface mode. </td> </tr> <tr> <td data-bbox="520 987 536 1010">0</td> <td data-bbox="584 987 647 1010">MPBT</td> <td data-bbox="703 987 719 1010">0</td> <td data-bbox="807 987 855 1010">R/W</td> <td data-bbox="903 987 1461 1055"> Multiprocessor Bit Transfer Write 0 to this bit in Smart Card interface mode. </td> </tr> </tbody> </table> <p data-bbox="520 1064 1461 1160">Notes: 1. The write value should always be 0 to clear the flag. 2. The clearing conditions using the DTC are that DISEL bit be cleared to 0 and the transfer counter value be other than 0.</p>	Bit	Bit Name	Initial Value	R/W	Description	2	TEND	1	R	Transmit End This bit is set to 1 when no error signal has been sent back from the receiving end and the next transmit data is ready to be transferred to TDR. [Setting conditions] When the TE bit in SCR is 0 and the ERS bit is also 0 When the ESR bit is 0 and the TDRE bit is 1 after the specified interval following transmission of 1-byte data. The timing of bit setting differs according to the register setting as follows: When GM = 0 and BLK = 0, 2.5 etu after transmission starts When GM = 0 and BLK = 1, 1.0 etu after transmission starts When GM = 1 and BLK = 0, 1.5 etu after transmission starts When GM = 1 and BLK = 1, 1.0 etu after transmission starts [Clearing conditions] When 0 is written to TDRE after reading TDRE = 1 When the DMAC or the DTC is activated by a TXI interrupt and transfers transmission data to TDR	1	MPB	0	R	Multiprocessor Bit This bit is not used in Smart Card interface mode.	0	MPBT	0	R/W	Multiprocessor Bit Transfer Write 0 to this bit in Smart Card interface mode.
Bit	Bit Name	Initial Value	R/W	Description																		
2	TEND	1	R	Transmit End This bit is set to 1 when no error signal has been sent back from the receiving end and the next transmit data is ready to be transferred to TDR. [Setting conditions] When the TE bit in SCR is 0 and the ERS bit is also 0 When the ESR bit is 0 and the TDRE bit is 1 after the specified interval following transmission of 1-byte data. The timing of bit setting differs according to the register setting as follows: When GM = 0 and BLK = 0, 2.5 etu after transmission starts When GM = 0 and BLK = 1, 1.0 etu after transmission starts When GM = 1 and BLK = 0, 1.5 etu after transmission starts When GM = 1 and BLK = 1, 1.0 etu after transmission starts [Clearing conditions] When 0 is written to TDRE after reading TDRE = 1 When the DMAC or the DTC is activated by a TXI interrupt and transfers transmission data to TDR																		
1	MPB	0	R	Multiprocessor Bit This bit is not used in Smart Card interface mode.																		
0	MPBT	0	R/W	Multiprocessor Bit Transfer Write 0 to this bit in Smart Card interface mode.																		
13.3.8 Smart Card Mode Register (SCMR)	388	<p data-bbox="520 1211 1382 1267">SCMR is a register that selects the transfer format. In this LSI, Smart Card interface mode cannot be specified.</p> <p data-bbox="679 1279 695 1301">↓</p> <p data-bbox="520 1323 1206 1346">SCMR selects the operation in smart card interface or the data Transfer formats.</p> <table border="1"> <thead> <tr> <th data-bbox="520 1402 568 1456">Bit</th> <th data-bbox="584 1402 679 1456">Bit Name</th> <th data-bbox="703 1402 767 1456">Initial Value</th> <th data-bbox="807 1402 855 1456">R/W</th> <th data-bbox="903 1402 1023 1456">Description</th> </tr> </thead> <tbody> <tr> <td data-bbox="520 1469 536 1491">0</td> <td data-bbox="584 1469 647 1491">SMIF</td> <td data-bbox="703 1469 719 1491">0</td> <td data-bbox="807 1469 855 1491">R/W</td> <td data-bbox="903 1469 1461 1637"> Smart Card Interface Mode Select When this bit is set to 1, smart card interface mode is selected. 0: Normal asynchronous or clocked synchronous mode 1: Smart card interface mode </td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	0	SMIF	0	R/W	Smart Card Interface Mode Select When this bit is set to 1, smart card interface mode is selected. 0: Normal asynchronous or clocked synchronous mode 1: Smart card interface mode										
Bit	Bit Name	Initial Value	R/W	Description																		
0	SMIF	0	R/W	Smart Card Interface Mode Select When this bit is set to 1, smart card interface mode is selected. 0: Normal asynchronous or clocked synchronous mode 1: Smart card interface mode																		


Item	Page	Revision (See Manual for Details)																																																												
13.3.10 Bit Rate Register (BRR)	393	<p>BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 13.2 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode, clocked synchronous mode, and Smart Card interface mode. The initial value of BRR is H'FF, and it can be read from or written to by the CPU at all times.</p> <p>Table 13.2 Relationships between the N Setting in BRR and Bit Rate B</p> <table border="1"> <thead> <tr> <th data-bbox="512 405 576 427">Mode</th> <th data-bbox="655 405 719 427">ABCS</th> <th data-bbox="735 405 815 427">Bit Rate</th> <th data-bbox="975 405 1038 427">Error</th> </tr> </thead> <tbody> <tr> <td colspan="4" data-bbox="512 517 576 539">Added</td> </tr> <tr> <td data-bbox="512 562 639 607">Smart Card interface mode</td> <td data-bbox="655 562 671 584">x</td> <td data-bbox="735 551 927 629"> $B = \frac{\phi \times 10^6}{S \times 2^{2n+1} \times (N + 1)}$ </td> <td data-bbox="975 551 1422 629"> $\text{Error (\%)} = \left \frac{\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N + 1)} - 1 \right \times 100$ </td> </tr> </tbody> </table> <p>[Legend]</p> <p>B: Bit rate (bps) N: BRR setting for baud rate generator (0 ≤ N ≤ 255) φ: Operating frequency (MHz) n, S: Determined by the SMR settings shown in the following tables. x: Don't care</p> <table border="1"> <thead> <tr> <th colspan="4" data-bbox="512 887 671 909">SMR Setting</th> <th data-bbox="975 887 1038 909">Added</th> <th colspan="3" data-bbox="1054 887 1214 909">SMR Setting</th> </tr> <tr> <th data-bbox="512 931 576 954">CKS1</th> <th data-bbox="608 931 671 954">CKS0</th> <th data-bbox="703 931 847 954">Clock Source</th> <th data-bbox="863 931 895 954">n</th> <th></th> <th data-bbox="1054 931 1118 954">BCP1</th> <th data-bbox="1134 931 1198 954">BCP0</th> <th data-bbox="1246 931 1262 954">S</th> </tr> </thead> <tbody> <tr> <td data-bbox="512 976 528 999">0</td> <td data-bbox="608 976 624 999">0</td> <td data-bbox="703 976 719 999">φ</td> <td data-bbox="863 976 879 999">0</td> <td></td> <td data-bbox="1054 976 1070 999">0</td> <td data-bbox="1134 976 1150 999">0</td> <td data-bbox="1246 976 1278 999">32</td> </tr> <tr> <td data-bbox="512 1021 528 1043">0</td> <td data-bbox="608 1021 624 1043">1</td> <td data-bbox="703 1021 735 1043">φ/4</td> <td data-bbox="863 1021 879 1043">1</td> <td></td> <td data-bbox="1054 1021 1070 1043">0</td> <td data-bbox="1134 1021 1150 1043">1</td> <td data-bbox="1246 1021 1278 1043">64</td> </tr> <tr> <td data-bbox="512 1066 528 1088">1</td> <td data-bbox="608 1066 624 1088">0</td> <td data-bbox="703 1066 735 1088">φ/16</td> <td data-bbox="863 1066 879 1088">2</td> <td></td> <td data-bbox="1054 1066 1070 1088">1</td> <td data-bbox="1134 1066 1150 1088">0</td> <td data-bbox="1246 1066 1278 1088">372</td> </tr> <tr> <td data-bbox="512 1111 528 1133">1</td> <td data-bbox="608 1111 624 1133">1</td> <td data-bbox="703 1111 735 1133">φ/64</td> <td data-bbox="863 1111 879 1133">3</td> <td></td> <td data-bbox="1054 1111 1070 1133">1</td> <td data-bbox="1134 1111 1150 1133">1</td> <td data-bbox="1246 1111 1278 1133">256</td> </tr> </tbody> </table> <p>Table 13.3 shows sample N settings in BRR in normal asynchronous mode. Table 13.4 shows the maximum bit rate for each frequency in normal asynchronous mode. Table 13.6 shows sample N settings in BRR in clocked synchronous mode. Table 13.8 shows sample N settings in BRR in Smart Card interface mode. In Smart Card interface mode, S (the number of basic clock periods in a 1-bit transfer interval) can be selected. For details, see section 13.7.5, Receive Data Sampling and Reception Margin. Tables 13.5 and 13.7 show the maximum bit rates with external clock input.</p>	Mode	ABCS	Bit Rate	Error	Added				Smart Card interface mode	x	$B = \frac{\phi \times 10^6}{S \times 2^{2n+1} \times (N + 1)}$	$\text{Error (\%)} = \left \frac{\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N + 1)} - 1 \right \times 100$	SMR Setting				Added	SMR Setting			CKS1	CKS0	Clock Source	n		BCP1	BCP0	S	0	0	φ	0		0	0	32	0	1	φ/4	1		0	1	64	1	0	φ/16	2		1	0	372	1	1	φ/64	3		1	1	256
Mode	ABCS	Bit Rate	Error																																																											
Added																																																														
Smart Card interface mode	x	$B = \frac{\phi \times 10^6}{S \times 2^{2n+1} \times (N + 1)}$	$\text{Error (\%)} = \left \frac{\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N + 1)} - 1 \right \times 100$																																																											
SMR Setting				Added	SMR Setting																																																									
CKS1	CKS0	Clock Source	n		BCP1	BCP0	S																																																							
0	0	φ	0		0	0	32																																																							
0	1	φ/4	1		0	1	64																																																							
1	0	φ/16	2		1	0	372																																																							
1	1	φ/64	3		1	1	256																																																							

Item	Page	Revision (See Manual for Details)																																																																																						
13.3.10 Bit Rate Register (BRR)		<p>Added</p> <p>Table 13.8 BRR Settings for Various Bit Rates (Smart Card Interface Mode, when n = 0 and S = 372)</p> <table border="1"> <thead> <tr> <th rowspan="3">Bit Rate (bps)</th> <th colspan="8">Operating Frequency ϕ (MHz)</th> </tr> <tr> <th colspan="2">5.00</th> <th colspan="2">7.00</th> <th colspan="2">7.1424</th> <th colspan="2">10.00</th> </tr> <tr> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> </tr> </thead> <tbody> <tr> <td>6720</td> <td>0</td> <td>0.01</td> <td>1</td> <td>30.00</td> <td>1</td> <td>28.57</td> <td>1</td> <td>0.01</td> </tr> <tr> <td>9600</td> <td>0</td> <td>30.00</td> <td>0</td> <td>1.99</td> <td>0</td> <td>0.00</td> <td>1</td> <td>30.00</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th rowspan="3">Bit Rate (bps)</th> <th colspan="8">Operating Frequency ϕ (MHz)</th> </tr> <tr> <th colspan="2">10.7136</th> <th colspan="2">13.00</th> <th colspan="2">14.2848</th> <th colspan="2">16.00</th> </tr> <tr> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> <th>N</th> <th>Error (%)</th> </tr> </thead> <tbody> <tr> <td>6720</td> <td>1</td> <td>7.14</td> <td>2</td> <td>13.33</td> <td>2</td> <td>4.76</td> <td>2</td> <td>6.67</td> </tr> <tr> <td>9600</td> <td>1</td> <td>25.00</td> <td>1</td> <td>8.99</td> <td>1</td> <td>0.00</td> <td>1</td> <td>12.01</td> </tr> </tbody> </table>	Bit Rate (bps)	Operating Frequency ϕ (MHz)								5.00		7.00		7.1424		10.00		N	Error (%)	N	Error (%)	N	Error (%)	N	Error (%)	6720	0	0.01	1	30.00	1	28.57	1	0.01	9600	0	30.00	0	1.99	0	0.00	1	30.00	Bit Rate (bps)	Operating Frequency ϕ (MHz)								10.7136		13.00		14.2848		16.00		N	Error (%)	N	Error (%)	N	Error (%)	N	Error (%)	6720	1	7.14	2	13.33	2	4.76	2	6.67	9600	1	25.00	1	8.99	1	0.00	1	12.01
		Bit Rate (bps)		Operating Frequency ϕ (MHz)																																																																																				
				5.00		7.00		7.1424		10.00																																																																														
			N	Error (%)	N	Error (%)	N	Error (%)	N	Error (%)																																																																														
		6720	0	0.01	1	30.00	1	28.57	1	0.01																																																																														
		9600	0	30.00	0	1.99	0	0.00	1	30.00																																																																														
		Bit Rate (bps)	Operating Frequency ϕ (MHz)																																																																																					
			10.7136		13.00		14.2848		16.00																																																																															
			N	Error (%)	N	Error (%)	N	Error (%)	N	Error (%)																																																																														
		6720	1	7.14	2	13.33	2	4.76	2	6.67																																																																														
9600	1	25.00	1	8.99	1	0.00	1	12.01																																																																																
<p>Added</p> <p>Table 13.9 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode)</p> <table border="1"> <thead> <tr> <th rowspan="3">ϕ (MHz)</th> <th colspan="4">Maximum Bit Rate (bps)</th> <th rowspan="3">n</th> <th rowspan="3">N</th> </tr> <tr> <th>S = 32</th> <th>S = 64</th> <th>S = 256</th> <th>S = 372</th> </tr> </thead> <tbody> <tr> <td>5.00</td> <td>78125</td> <td>39063</td> <td>9766</td> <td>6720</td> <td>0</td> <td>0</td> </tr> <tr> <td>6.00</td> <td>93750</td> <td>46875</td> <td>11719</td> <td>8065</td> <td>0</td> <td>0</td> </tr> <tr> <td>7.00</td> <td>109375</td> <td>54688</td> <td>13672</td> <td>9409</td> <td>0</td> <td>0</td> </tr> <tr> <td>7.1424</td> <td>111600</td> <td>55800</td> <td>13950</td> <td>9600</td> <td>0</td> <td>0</td> </tr> <tr> <td>10.00</td> <td>156250</td> <td>78125</td> <td>19531</td> <td>13441</td> <td>0</td> <td>0</td> </tr> <tr> <td>10.7136</td> <td>167400</td> <td>83700</td> <td>20925</td> <td>14400</td> <td>0</td> <td>0</td> </tr> <tr> <td>13.00</td> <td>203125</td> <td>101563</td> <td>25391</td> <td>17473</td> <td>0</td> <td>0</td> </tr> <tr> <td>14.2848</td> <td>223200</td> <td>111600</td> <td>27900</td> <td>19200</td> <td></td> <td></td> </tr> <tr> <td>16.00</td> <td>250000</td> <td>125000</td> <td>31250</td> <td>21505</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <p>Note: In this LSI, operating frequency ϕ must be 13 MHz or greater.</p>	ϕ (MHz)	Maximum Bit Rate (bps)				n	N	S = 32	S = 64	S = 256	S = 372	5.00	78125	39063	9766	6720	0	0	6.00	93750	46875	11719	8065	0	0	7.00	109375	54688	13672	9409	0	0	7.1424	111600	55800	13950	9600	0	0	10.00	156250	78125	19531	13441	0	0	10.7136	167400	83700	20925	14400	0	0	13.00	203125	101563	25391	17473	0	0	14.2848	223200	111600	27900	19200			16.00	250000	125000	31250	21505	0	0														
ϕ (MHz)		Maximum Bit Rate (bps)						n	N																																																																															
		S = 32	S = 64	S = 256	S = 372																																																																																			
	5.00	78125	39063	9766	6720	0	0																																																																																	
6.00	93750	46875	11719	8065	0	0																																																																																		
7.00	109375	54688	13672	9409	0	0																																																																																		
7.1424	111600	55800	13950	9600	0	0																																																																																		
10.00	156250	78125	19531	13441	0	0																																																																																		
10.7136	167400	83700	20925	14400	0	0																																																																																		
13.00	203125	101563	25391	17473	0	0																																																																																		
14.2848	223200	111600	27900	19200																																																																																				
16.00	250000	125000	31250	21505	0	0																																																																																		

Item	Page	Revision (See Manual for Details)
<p>Added</p> <p>13.7 Operation in Smart Card Interface</p>	<p>423</p>	<p>Added</p> <p>13.7 Operation in Smart Card Interface</p> <p>The SCI supports an IC card (Smart Card) interface that conforms to ISO/IEC 7816-3 (Identification Card) as a serial communication interface extension function. Switching between the normal serial communication interface and the Smart Card interface mode is carried out by means of a register setting.</p> <p>13.7.1 Pin Connection Example</p> <p>Figure 13.24 shows an example of connection with the Smart Card. In communication with an IC card, as both transmission and reception are carried out on a single data transmission line, the TxD pin and RxD pin should be connected to the LSI pin. The data transmission line should be pulled up to the VCC power supply with a resistor. If an IC card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is possible, enabling self-diagnosis to be carried out. When the clock generated on the Smart Card interface is used by an IC card, the SCK pin output is input to the CLK pin of the IC card. This LSI port output is used as the reset signal.</p>  <p>Figure 13.24 Schematic Diagram of Smart Card Interface Pin Connections</p> <p>13.7.2 Data Format (Except for Block Transfer Mode)</p> <p>Figure 13.25 shows the transfer data format in Smart Card interface mode.</p> <ul style="list-style-type: none"> • One frame consists of 8-bit data plus a parity bit in asynchronous mode. • In transmission, a guard time of at least 2 etu (Elementary Time Unit: the time for transfer of one bit) is left between the end of the parity bit and the start of the next frame. • If a parity error is detected during reception, a low error signal level is output for one etu period, 10.5 etu after the start bit. <p>If an error signal is sampled during transmission, the same data is retransmitted automatically after a delay of 2 etu or longer.</p>

Item	Page	Revision (See Manual for Details)
<p>13.7 Operation in Smart Card Interface</p>		<div data-bbox="517 219 1455 745" style="border: 1px solid black; padding: 10px;"> <p style="text-align: center;">When there is no parity error</p> <p style="text-align: center;">When a parity error occurs</p> <p>[Legend] DS: Start bit D0 to D7: Data bits Dp: Parity bit DE: Error signal</p> </div> <p style="text-align: center;">Figure 13.25 Normal Smart Card Interface Data Format</p> <p>Data transfer with other types of IC cards (direct convention and inverse convention) are performed as described in the following.</p> <div data-bbox="517 936 1455 1043" style="border: 1px solid black; padding: 10px; text-align: center;"> <p>(Z) A Z Z A A A A A A Z (Z) State</p> <p>DS D0 D1 D2 D3 D4 D5 D6 D7 Dp</p> </div> <p style="text-align: center;">Figure 13.26 Direct Convention (SDIR = SINV = O/E = 0)</p> <p>With the direction convention type IC and the above sample start character, the logic 1 level corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order.</p> <p>The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV bits in SCMR to 0. According to Smart Card regulations, clear the O/E bit in SMR to 0 to select even parity mode.</p> <div data-bbox="517 1267 1455 1375" style="border: 1px solid black; padding: 10px; text-align: center;"> <p>(Z) A Z Z A A A A A A Z (Z) State</p> <p>DS D7 D6 D5 D4 D3 D2 D1 D0 Dp</p> </div> <p style="text-align: center;">Figure 13.27 Inverse Convention (SDIR = SINV = O/E = 1)</p> <p>With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to state Z, and transfer is performed in MSB-first order. The start character data for the above is H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to state Z. In this LSI, the SINV bit inverts only data bits D0 to D7. Therefore, set the O/E bit in SMR to 1 to invert the parity bit for both transmission and reception.</p>


Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		<p>13.7.3 Clock</p> <p>Only an internal clock which is generated by the on-chip baud rate generator is used as a transmit/receive clock. When an output clock is selected by setting CKE0 to 1, a clock with a frequency S* times the bit rate is output from the SCK pin.</p> <p>Note: * S is the value shown in section 13.3.10, Bit Rate Register (BRR).</p> <p>13.7.4 Block Transfer Mode</p> <p>Operation in block transfer mode is the same as that in the normal Smart Card interface mode, except for the following points.</p> <ul style="list-style-type: none"> • In reception, though the parity check is performed, no error signal is output even if an error is detected. However, the PER bit in SSR is set to 1 and must be cleared before receiving the parity bit of the next frame. • In transmission, a guard time of at least 1 etu is left between the end of the parity bit and the start of the next frame. • In transmission, because retransmission is not performed, the TEND flag is set to 1, 11.5 etu after transmission start. • As with the normal Smart Card interface, the ERS flag indicates the error signal status, but since error signal transfer is not performed, this flag is always cleared to 0. <p>13.7.5 Receive Data Sampling Timing and Reception Margin</p> <p>In Smart Card interface mode an internal clock generated by the on-chip baud rate generator can only be used as a transmission/reception clock. In this mode, the SCI operates on a basic clock with a frequency of 32, 64, 372, or 256 times the transfer rate (fixed to 16 times in normal asynchronous mode) as determined by bits BCP1 and BCP0. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. As shown in figure 13.28, by sampling receive data at the rising-edge of the 16th, 32nd, 186th, or 128th pulse of the basic clock, data can be latched at the middle of the bit. The reception margin is given by the following formula.</p> $M = \left \left(0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{ D - 0.5 }{N} \right (1 + F) \times 100 [\%]$ <p>Where M: Reception margin (%) N: Ratio of bit rate to clock (N = 32, 64, 372, and 256) D: Clock duty (D = 0 to 1.0) L: Frame length (L = 10) F: Absolute value of clock frequency deviation</p>

Item	Page	Revision (See Manual for Details)
<p>13.7 Operation in Smart Card Interface</p>		<p>Assuming values of $F = 0$, $D = 0.5$ and $N = 372$ in the above formula, the reception margin formula is as follows.</p> $M = (0.5 - 1/2 \times 372) \times 100\%$ $= 49.866\%$  <p>Figure 13.28 Receive Data Sampling Timing in Smart Card Mode (Using Clock of 372 Times the Transfer Rate)</p> <p>13.7.6 Initialization</p> <p>Before transmitting and receiving data, initialize the SCI as described below. Initialization is also necessary when switching from transmit mode to receive mode, or vice versa.</p> <ol style="list-style-type: none"> 1. Clear the TE and RE bits in SCR to 0. 2. Clear the error flags ERS, PER, and ORER in SSR to 0. 3. Set the GM, BLK, O/E, BCP0, BCP1, CKS0, CKS1 bits in SMR. Set the PE bit to 1. 4. Set the SMIF, SDIR, and SINV bits in SCMR. When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports to SCI pins, and are placed in the high-impedance state. 5. Set the value corresponding to the bit rate in BRR. 6. Set the CKE0 and CKE1 bits in SCR. Clear the TIE, RIE, TE, RE, MPiE, and TEiE bits to 0. If the CKE0 bit is set to 1, the clock is output from the SCK pin. 7. Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE bit and RE bit at the same time, except for self-diagnosis. <p>To switch from receive mode to transmit mode, after checking that the SCI has finished reception, initialize the SCI, and set RE to 0 and TE to 1. Whether SCI has finished reception or not can be checked with the RDRF, PER, or ORER flags. To switch from transmit mode to receive mode, after checking that the SCI has finished transmission, initialize the SCI, and set TE to 0 and RE to 1. Whether SCI has finished transmission or not can be checked with the TEND flag.</p>

Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		<p>13.7.7 Serial Data Transmission (Except for Block Transfer Mode)</p> <p>As data transmission in Smart Card interface mode involves error signal sampling and retransmission processing, the operations are different from those in normal serial communication interface mode (except for block transfer mode). Figure 13.29 illustrates the retransfer operation when the SCI is in transmit mode.</p> <ol style="list-style-type: none"> 1. If an error signal is sent back from the receiving end after transmission of one frame is complete, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI interrupt request is generated. The ERS bit in SSR should be cleared to 0 by the time the next parity bit is sampled. 2. The TEND bit in SSR is not set for a frame in which an error signal indicating an abnormality is received. Data is retransferred from TDR to TSR, and retransmitted automatically. 3. If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set. Transmission of one frame, including a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt request is generated. Writing transmit data to TDR transfers the next transmit data. <p>Figure 13.31 shows a flowchart for transmission. A sequence of transmit operations can be performed automatically by specifying the DTC or the DMAC to be activated with a TXI interrupt source. In a transmit operation, the TDRE flag is set to 1 at the same time as the TEND flag in SSR is set, and a TXI interrupt will be generated if the TIE bit in SCR has been set to 1. If the TXI request is designated beforehand as a DTC* or the DMAC activation source, the DTC* or the DMAC will be activated by the TXI request, and transfer of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0 when data is transferred by the DTC* or the DMAC. In the event of an error, the SCI retransmits the same data automatically. During this period, the TEND flag remains cleared to 0 and the DTC* or the DMAC is not activated. Therefore, the SCI and DTC* or the DMAC will automatically transmit the specified number of bytes in the event of an error, including retransmission. However, the ERS flag is not cleared automatically when an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of an error, and the ERS flag will be cleared.</p> <p>When performing transfer using the DMAC or the DTC, it is essential to set and enable the DMAC or the DTC* before carrying out SCI setting. For details of the DMAC or the DTC* setting procedures, refer to section 8, Data Transfer Controller (DTC) or section 7, DMA controller (DMAC).</p> <p>Note: * The Flags are automatically cleared by the DTC when the DTC's DISEL bit is cleared to 0 and the transfer counter value is not 0.</p>

Item	Page	Revision (See Manual for Details)
<p>13.7 Operation in Smart Card Interface</p>		<div data-bbox="528 219 1455 490"> </div> <p data-bbox="724 506 1257 533">Figure 13.29 Retransfer Operation in SCI Transmit Mode</p> <p data-bbox="518 568 1401 629">The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag set timing is shown in figure 13.30.</p> <div data-bbox="528 669 1455 1115"> <p data-bbox="587 965 660 987">[Legend]</p> <p data-bbox="587 987 778 1077">Ds: Start bit D0 to D7: Data bits Dp: Parity bit DE: Error signal</p> </div> <p data-bbox="660 1131 1321 1158">Figure 13.30 TEND Flag Generation Timing in Transmission Operation</p>

Item	Page	Revision (See Manual for Details)
<p>13.7 Operation in Smart Card Interface</p>		<div style="text-align: center;"> <pre> graph TD Start([Start]) --> Init[Initialization] Init --> StartTx([Start transmission]) StartTx --> ERS1{ERS = 0?} ERS1 -- No --> Error1([Error processing]) Error1 --> ERS1 ERS1 -- Yes --> TEND1{TEND = 1?} TEND1 -- No --> ERS1 TEND1 -- Yes --> Write[Write data to TDR, and clear TDRE flag in SSR to 0] Write --> AllTx{All data transmitted?} AllTx -- No --> ERS1 AllTx -- Yes --> ERS2{ERS = 0?} ERS2 -- No --> Error2([Error processing]) Error2 --> ERS2 ERS2 -- Yes --> TEND2{TEND = 1?} TEND2 -- No --> ERS2 TEND2 -- Yes --> ClearTE[Clear TE bit to 0] ClearTE --> End([End]) </pre> </div> <p style="text-align: center;">Figure 13.31 Example of Transmission Processing Flow</p>

Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		<p>13.7.8 Serial Data Reception (Except for Block Transfer Mode)</p> <p>Data reception in Smart Card interface mode uses the same operation procedure as for normal serial communication interface mode. Figure 13.32 illustrates the retransfer operation when the SCI is in receive mode.</p> <ol style="list-style-type: none"> 1. If an error is found when the received parity bit is checked, the PER bit in SSR is automatically set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled. 2. The RDRF bit in SSR is not set for a frame in which an error has occurred. 3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1, the receive operation is judged to have been completed normally, and the RDRF flag in SSR is automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is generated. <p>Figure 13.33 shows a flowchart for reception. A sequence of receive operations can be performed automatically by specifying the DTC* or the DMAC to be activated using an RXI interrupt source. In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI request is designated beforehand as a DTC* or the DMAC activation source, the DTC* or the DMAC will be activated by the RXI request, and the receive data will be transferred. The RDRF flag is cleared to 0 automatically when data is transferred by the DTC* or the DMAC. If an error occurs in receive mode and the ORER or PER flag is set to 1, a transfer error interrupt (ERI) request will be generated. Hence, so the error flag must be cleared to 0.</p> <p>In the event of an error, the DTC* or the DMAC is not activated and receive data is skipped. Therefore, receive data is transferred for only the specified number of bytes in the event of an error. Even when a parity error occurs in receive mode and the PER flag is set to 1, the data that has been received is transferred to RDR and can be read from there.</p> <p>Note: For details on receive operations in block transfer mode, refer to section 13.4, Operation in Asynchronous Mode.</p> <p>* The Flags are automatically cleared by the DTC when the DTC's DISEL bit is cleared to 0 and the transfer counter value is not 0.</p>  <p style="text-align: center;">Figure 13.32 Retransfer Operation in SCI Receive Mode</p>

Item	Page	Revision (See Manual for Details)
<p>13.7 Operation in Smart Card Interface</p>		<div data-bbox="528 219 1455 810" data-label="Diagram"> <pre> graph TD Start([Start]) --> Init[Initialization] Init --> StartRec([Start reception]) StartRec --> Dec1{OREER = 0 and PER = 0} Dec1 -- No --> ErrProc([Error processing]) Dec1 -- Yes --> Dec2{RDRF = 1?} Dec2 -- No --> Dec1 Dec2 -- Yes --> ReadRDR[Read RDR and clear RDRF flag in SSR to 0] ReadRDR --> Dec3{All data received?} Dec3 -- No --> Dec1 Dec3 -- Yes --> ClearRE[Clear RE bit to 0] </pre> </div> <p data-bbox="751 826 1230 855">Figure 13.33 Example of Reception Processing Flow</p> <p data-bbox="523 909 788 936">13.7.9 Clock Output Control</p> <p data-bbox="515 969 1461 1099">When the GM bit in SMR is set to 1, the clock output level can be fixed with bits CKE0 and CKE1 in SCR. At this time, the minimum clock pulse width can be made the specified width. Figure 13.34 shows the timing for fixing the clock output level. In this example, GM is set to 1, CKE1 is cleared to 0, and the CKE0 bit is controlled.</p> <div data-bbox="528 1140 1455 1346" data-label="Diagram"> </div> <p data-bbox="751 1361 1230 1391">Figure 13.34 Timing for Fixing Clock Output Level</p>

Item	Page	Revision (See Manual for Details)
13.7 Operation in Smart Card Interface		<p>When turning on the power or switching between Smart Card interface mode and software standby mode, the following procedures should be followed in order to maintain the clock duty.</p> <p>Powering On: To secure clock duty from power-on, the following switching procedure should be followed.</p> <ol style="list-style-type: none"> 1. The initial state is port input and high impedance. Use a pull-up resistor or pull-down resistor to fix the potential. 2. Fix the SCK pin to the specified output level with the CKE1 bit in SCR. 3. Set SMR and SCMR, and switch to smart card mode operation. 4. Set the CKE0 bit in SCR to 1 to start clock output. <p>When changing from smart card interface mode to software standby mode:</p> <ol style="list-style-type: none"> 1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin to the value for the fixed output state in software standby mode. 2. Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive operation. At the same time, set the CKE1 bit to the value for the fixed output state in software standby mode. 3. Write 0 to the CKE0 bit in SCR to halt the clock. 4. Wait for one serial clock period. During this interval, clock output is fixed at the specified level, with the duty preserved. 5. Make the transition to the software standby state. <p>When returning to smart card interface mode from software standby mode:</p> <ol style="list-style-type: none"> 1. Exit the software standby state. 2. Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the normal duty. <div data-bbox="528 1133 1455 1308" style="border: 1px solid black; padding: 10px; text-align: center;"> <p>The diagram shows a square wave representing a clock signal. It is divided into three sections: 'Normal operation' (left), 'Software standby' (middle), and 'Normal operation' (right). In the 'Normal operation' sections, the signal is a regular square wave. In the 'Software standby' section, the signal is a horizontal dashed line, indicating that the clock has stopped. The duty cycle of the clock is maintained during the transition into and out of the standby state.</p> </div> <p style="text-align: center;">Figure 13.35 Clock Halt and Restart Procedure</p>

Item	Page	Revision (See Manual for Details)																																																																
13.8 Interrupts	427	<p data-bbox="517 170 584 197">Added</p> <p data-bbox="517 232 963 259">13.9.2 Interrupts in Smart Card Interface Mode</p> <p data-bbox="517 295 1410 353">Table 13.13 shows the interrupt sources in Smart Card interface mode. The transmit end interrupt (TEI) request cannot be used in this mode.</p> <p data-bbox="517 389 1401 448">Note: In case of block transfer mode, see section 13.9.1, Interrupts in Normal Serial Communication Interface Mode.</p> <p data-bbox="517 483 1069 510">Table 13.13 Interrupt Sources in Smart Card Interface Mode</p> <table border="1" data-bbox="517 546 1461 1093"> <thead> <tr> <th>Channel</th> <th>Name</th> <th>Interrupt Source</th> <th>Interrupt Flag</th> <th>DTC Activation</th> <th>DMAC Activation</th> <th>Priority*</th> </tr> </thead> <tbody> <tr> <td rowspan="3">0</td> <td>ERI0</td> <td>Receive Error, Detection</td> <td>ORER, PER, ERS</td> <td>Not possible</td> <td>Not possible</td> <td>High</td> </tr> <tr> <td>RX10</td> <td>Receive Data Full</td> <td>RDRF</td> <td>Possible</td> <td>Possible</td> <td></td> </tr> <tr> <td>TX10</td> <td>Transmit Data Empty</td> <td>TEND</td> <td>Possible</td> <td>Possible</td> <td></td> </tr> <tr> <td rowspan="3">1</td> <td>ERI1</td> <td>Receive Error, Detection</td> <td>ORER, PER, ERS</td> <td>Not possible</td> <td>Not possible</td> <td></td> </tr> <tr> <td>RX11</td> <td>Receive Data Full</td> <td>RDRF</td> <td>Possible</td> <td>Possible</td> <td></td> </tr> <tr> <td>TX11</td> <td>Transmit Data Empty</td> <td>TEND</td> <td>Possible</td> <td>Possible</td> <td></td> </tr> <tr> <td rowspan="3">2</td> <td>ERI2</td> <td>Receive Error, Detection</td> <td>ORER, PER, ERS</td> <td>Not possible</td> <td>Not possible</td> <td></td> </tr> <tr> <td>RX12</td> <td>Receive Data Full</td> <td>RDRF</td> <td>Possible</td> <td>Not possible</td> <td></td> </tr> <tr> <td>TX12</td> <td>Transmit Data Empty</td> <td>TEND</td> <td>Possible</td> <td>Not possible</td> <td>Low</td> </tr> </tbody> </table> <p data-bbox="517 1102 1445 1160">Note: * Indicates the initial state immediately after a reset. Priorities in channels can be changed by the interrupt controller.</p>	Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation	Priority*	0	ERI0	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible	High	RX10	Receive Data Full	RDRF	Possible	Possible		TX10	Transmit Data Empty	TEND	Possible	Possible		1	ERI1	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible		RX11	Receive Data Full	RDRF	Possible	Possible		TX11	Transmit Data Empty	TEND	Possible	Possible		2	ERI2	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible		RX12	Receive Data Full	RDRF	Possible	Not possible		TX12	Transmit Data Empty	TEND	Possible	Not possible	Low
Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation	Priority*																																																												
0	ERI0	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible	High																																																												
	RX10	Receive Data Full	RDRF	Possible	Possible																																																													
	TX10	Transmit Data Empty	TEND	Possible	Possible																																																													
1	ERI1	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible																																																													
	RX11	Receive Data Full	RDRF	Possible	Possible																																																													
	TX11	Transmit Data Empty	TEND	Possible	Possible																																																													
2	ERI2	Receive Error, Detection	ORER, PER, ERS	Not possible	Not possible																																																													
	RX12	Receive Data Full	RDRF	Possible	Not possible																																																													
	TX12	Transmit Data Empty	TEND	Possible	Not possible	Low																																																												