RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation.

Category	MPU & MCU		Document No.	TN-16C-A209A/E	Rev.	1.00
Title	Explanation of the $\overline{\text{RDY}}$ Signal for the M16C/30 Series and M16C/60 Series		Information Category	Technical Notification		
Applicable Products	M16C/30 Series and M16C/60 Series	Lot No.	Reference Document			
Timing w When a l inserted (After a lo BCLK. W wait is no	ument explains the bus timing with the ith the $\overline{\text{RDY}}$ Signal. "One cycle" here in low signal is input to the $\overline{\text{RDY}}$ pin at the (a change of the bus control signal is developed at the $\overline{\text{RDY}}$ pin, the number of the signal to the $\overline{\text{RDY}}$ pin, the function of the signal to the $\overline{\text{RDY}}$ pin is but inserted.	ndicates one ne last falling lelayed for o ne input sign low, a one-o	cycle of BCL g edge of BCI ne cycle). nal of the RDY cycle wait is ir	K. LK in the bus cycle, a o pin is checked at every nserted; when an input s	ne-cycle y falling	e wait i edge c
BCLK RD CS				Bus cycle		_