RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SY*-A0042A/E	Rev.	1.00	
Title	Errata for User's Manual regarding the IIC	Information Category	Technical Notification			
Applicable Product	Renesas Synergy™ S1JA MCU Group	Lot No. All	Reference Document	S1JA Microcontrolle Manual Rev.1.30	r Group	User's

The specified Renesas Synergy S1JA User's Manual has incorrect statements about the IIC.

Page 712 of 1281

Incorrect

In slave mode, when a restart condition is detected (a start condition is detected with ICCR2.BBSY = 1 and ICCR2.MST = 0)

Correct

In slave mode, when a restart condition is detected (a restart condition is detected with ICCR2.BBSY = 1 and ICCR2.MST = 0)

Page 718 of 1281

Incorrect

The NACKE bit specifies whether to continue or discontinue the transfer operation when NACK is received from the slave device in transmit mode. For normal operation, set this bit to 1.

Correct

The NACKE bit specifies whether to continue or discontinue the transfer operation when NACK is received from the slave device in transmit mode. For normal operation, set this bit to 1.

Page 723 of 1281

Incorrect

The IIC can also set the AL flag to indicate the detection of arbitration loss during NACK transmission in master mode or during data transmission in slave mode.


Correct

The IIC can also set the AL flag to indicate the detection of arbitration loss during NACK transmission in master mode or during data transmission in slave mode.




Page 749 of 1281

Incorrect Figure



Correct Figure



Page 752 of 1281


Incorrect

The IIC module provides detection of device ID address in compliance with the I2C bus specification, revision 03. When the IIC receives 1111 100b as the first byte after a start or restart condition was issued with the DIDE bit in ICSER set to 1, it recognizes the address as a device ID, sets the DID flag in ICSR1 to 1 on the rising edge of the 8th SCL clock cycle when the subsequent R/W# bit is 0, then compares the second and subsequent bytes with its own slave address.


Correct

The IIC module provides detection of device ID address in compliance with the I2C bus specification, revision 03. When the IIC receives 1111 100b as the first byte after a start or restart condition was issued with the DIDE bit in ICSER set to 1, it recognizes the address as a device ID, sets the DID flag in ICSR1 to 1 on the rising edge of the 9th SCL clock cycle when the subsequent R/W# bit is 0, then compares the second and subsequent bytes with its own slave address.






RENESAS TECHNICAL UPDATE TN-SY*-A0042A/E







0.

Page 773 of 1281

Incorrect

Use this function with the MALE bit in ICFER set to 0 (master arbitration-lost detection disabled). If the MALE bit is set to 1 (enabled), arbitration is lost when the value of the SDAO bit in ICCR1 does not match the state of the SDAn line.


Correct

Use this function with the MALE bit in ICFER set to 0 (master arbitration lost detection disabled). If the MALE bit is set to 1 (enabled), arbitration is lost when the value of the SDAO bit in ICCR1 does not match the state of the SDAn line.




Page 773 of 1281

Incorrect Figure



Correct Figure





Page 777 of 1281

Incorrect Table

Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection	
ICCR1	ICE, IICRST	Reset	Saved	Saved	Saved	Saved	
	SCLO, SDAO		Reset	Reset			
	Others			Saved			
ICCR2	BBSY	Reset	Reset	Saved	Set	Saved	
	ST			Reset	Saved	Saved	
	TRS,MST				Set or saved	Reset	
	Others				Reset	Reset or Saved	
ICMR1	BC[2:0]	Reset	Reset	Reset	Reset	Saved	
	Others			Saved	Saved		
ICMR2		Reset	Reset	Saved	Saved	Saved	
ICMR3		Reset	Reset	Saved	Saved	Saved	
ICFER		Reset	Reset	Saved	Saved	Saved	
ICSER		Reset	Reset	Saved	Saved	Saved	
ICIER		Reset	Reset	Saved	Saved	Saved	
ICSR1		Reset	Reset	Reset	Saved	Reset	
ICSR2	TDRE, TEND	Reset	Reset	Reset	Saved	Reset	
	START				Set		
	STOP				Saved	Set	
	Others				Saved	Saved	
ICWUR		Reset	Reset	Saved	Saved	Saved	
	SARL1, SARL2 SARU1, SARU2	Reset	Reset	Saved	Saved	Saved	
ICBRH, ICBRL		Reset	Reset	Saved	Saved	Saved	
ICDRT		Reset	Reset	Saved	Saved	Saved	
ICDRR		Reset	Reset	Saved	Saved	Saved	
ICDRS		Reset	Reset	Reset	Saved	Saved	
ICWUR2	WUSEN	Reset	Reset	Saved	Saved	Saved	
	Others					Set, reset, or saved	
Timeout function		Reset	Reset	Operation	Operation	Operation	
Bus free time measurement		Reset	Reset	Operation	Operation	Operation	



Correct Table

Registers		Reset	IIC reset (ICE = 0, IICRST = 1)	Internal reset (ICE = 1, IICRST = 1)	Start or restart condition detection	Stop condition detection	
ICCR1	ICE, IICRST	Reset	Saved	Saved	Saved	Saved	
	SCLO, SDAO		Reset	Reset			
	Others			Saved			
ICCR2	BBSY	Reset	Reset	Saved	Set	Reset	
	ST, <mark>RS</mark>			Reset	Reset	Saved	
	SP					Reset	
	TRS				Set or saved		
	MST						
ICMR1	BC[2:0]	Reset	Reset	Reset	Reset	Saved	
	Others			Saved	Saved		
ICMR2		Reset	Reset	Saved	Saved	Saved	
ICMR3	ACKBIT	Reset	Reset	Saved	Saved	Reset	
	Others					Saved	
ICFER		Reset	Reset	Saved	Saved	Saved	
ICSER		Reset	Reset	Saved	Saved	Saved	
ICIER		Reset	Reset	Saved	Saved	Saved	
ICSR1		Reset	Reset	Reset	Saved	Reset	
ICSR2	TEND	Reset	Reset	Reset	Saved	Reset	
	TDRE				Set or saved		
	START				Set	-	
	STOP				Saved	Set	
	Others				Saved	Saved	
ICWUR		Reset	Reset	Saved	Saved	Saved	
SARL0, SARL1, SARL2 SARU0, SARU1, SARU2		Reset	Reset	Saved	Saved	Saved	
ICBRH, ICBRL		Reset	Reset	Saved	Saved	Saved	
ICDRT		Reset	Reset	Saved	Saved	Saved	
ICDRR		Reset	Reset	Saved	Saved	Saved	
ICDRS		Reset	Reset	Reset	Saved	Saved	
ICWUR2	WUSEN	Reset	Reset	Saved	Saved	Saved	
	Others					Set, reset, or saved	
Timeout function		Reset	Reset	Reset	Operation	Operation	
Bus free time measurement		Reset	Reset	Operation	Operation	Operation	

