RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RH8-B0111D/E	Rev.	4.00	
Title	Errata of RH850/E1x User's Manual Hardwar Rev.1.20	e	Information Category	Technical Notification		
Applicable Product	RH850/E1x-FCC1 RH850/E1M-S RH850/E1L	Lot No.	Reference Document	Refer to the below		

1. Explanation

This document is errata of "RH850/E1x User's Manual Hardware Rev.1.20".

No.1 to No.101 have already been notified on the previous edition of TN-RH8-B111C/E.

No.102 to No.107 are additional items.

[Reference Documents]

Series	Group	Title	Rev.	Document No.
RH850	E1x-FCC1	RH850/E1x-FCC1 User's Manual: Hardware	1.20	R01UH0416EJ0110
RH850	E1M-S	RH850/E1M-S User's Manual: Hardware	1.20	R01UH0466EJ0110
RH850	E1L	RH850/E1L User's Manual: Hardware	1.20	R01UH0468EJ0110



Errata of RH850/E1x User's Manual Hardware Rev.1.20 The changes are shown below. (Error: red, Correct: blue)

	PDF Page		Chapter title	CC1. For details, refer to "UM (page) that applies the same correction" column.	Correct	Change	Notice situation	Note	UM (page same con E1x-	ection E1M-S	E1L
	(Rev.x.xxE)	ALL	(Chart title)		Modified the multiple bits notation in bit chart to match the	reason	Reported on	Note	FCC1 ALL	ALL	ALL
2	112	Pins	2.1.4.6 Pin-Unit	access to them via the PCRn_m register does not require a	register contents' table.	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E". Reported on		113	99	98
2	113	Pins	2.1.4.0 PIN-UNIL Register (1) PCRn_m - Port Control Register	protection unlock sequence. CAUTIONS	protection unlock sequence. CAUTIONS		TECHNICAL UPDATE "TN-RH8- B111C/E".		113	99	90
				 Multiple bits in the PCRn_m register can be batch-set within the ranges described in Section 2.1.4.7. Example of Port Configuration Flow (2). Individual Setting. 	 Multiple bits in the PCRn_m register can be batch-set within the ranges described in Section 2.1.4.7, Example of Port Configuration Flow (2), Individual Setting. 	Additional					
				 If the bits are batch-set out of the range for setting of PCRn_m, the pin may output an unexpected signal level. 	- When PMn_m = 1 and PMCn_m = 1, input is enabled. Configure the PUn_m/PDn_m setting in advance to prevent shoot-through current when pins are open or mid-range potential is input to them.	Description					
		0711.0	(4) 107101		If the bits are batch-set out of the range for setting of PCRn_m, the pin may output an unexpected signal level.					000	100
3	241	CPU System	(1) ICTAGL - Instruction cache tag Lo access register	Bit Position Bit Mame Function R/W Value after Reset 9 to 6 - Heserved for future expansion. When writing, always write 0 to these bits. R 0	Bit Position Bit Name Function R/W Value after Reset 9 to 7 $-$ Reserved for future expansion. When writing, always write 0 to these bits. R 0 $^\circ$ $-$ Reserved for future expansion. When writing, always write 0 to these bits. R Undefined	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		241	203	196
4	244	CPU System	(7) ICERR - Instruction cache error register	Bit Position Bit Name Value After Reset 31 CISTW <mark>0</mark>	Bit Position Bit Name Value After Reset 31 CISTW Undefined	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		244	206	199
5	258	CPU System	Table 3.67 Register Contents	This bit is set to 1 when a violation of peripheral device protection is detected by a program with the relevant right. Even	This bit is set to 1 when a violation of peripheral device protection is detected by a program with the relevant right. If		Reported on TECHNICAL		258	220	213
			of IPGECRUM Function of VD	if another violation of peripheral device protection is detected while this bit is 1, data of this IPGECR register and the IPGADR register is not updated and is retained.	another violation of peripheral device protection is detected, data of this IPGECRUM register and the IPGADRUM register is updated.	Description Change	UPDATE "TN-RH8- B111C/E" and "TN-HR8- B095A/E".				
6	272	CPU System	Table 3.80 Features of the RH850G3K Core	N/A	Use the HALT instruction to stop the PCU when PCU is not used.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		272	234	227
7	277	CPU System	(b) EIPSW - Status save register when acknowledging EI	bit-map 0:V	bit-map 0:Z		Reported on TECHNICAL		277	239	232
			level exception register @PCU			Writing Error	UPDATE "TN-RH8- B111C/E".				
8	279	CPU System	(d) FEPSW - Status save register when	bit-map 0:V	bit-map 0:Z		Reported on TECHNICAL UPDATE "TN-RH8-		279	241	234
			acknowledging FE level exception register @PCU			Writing Error	B111C/E".				
9	280	CPU System	(e) PSW - Program status word register @PCU	bit−map 0:V	bit-map 0:Z	Writing	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		280	242	235
10	289	CPU System	(t) PID -	Bit 23 to 11 : Reserved	Bit 23 to 9 : Reserved	Error	Reported on		289	251	244
			Processor ID register @PCU Table 3.105 PID Register Contents Function	Bit 10: Double-precision floating-point operation function Bit 9: Single-precision floating-point operation function Bit 8: Memory protection unit (MPU) function	Bit 8: Memory protection unit (MPU) function	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".				
11	292	CPU System	identifier (a) ISPR - Priority of	bit-map 15.13,11,9:N/A	bit-map 15,13,11,9:0		Reported on		292	254	247
			interrupt being serviced register @PCU	10, 10, 11, v . 10 A	10, 10, 11, 0 . 0	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".				
12	298	CPU System	base region register	bit chart 4-0: MPBRGN Tuble 0 110 MPBRGN Burinter Guntante	bit chart 3→0: NPBRGN Table 2 110 NPDPON Dasistas Castante		Reported on TECHNICAL UPDATE "TN-RH8-	Since there is an error in the	298	260	253
			@PCU	Table 3.118 WPBRON Register Contents Bit Position : 31 to 5 - 4 to 0 MPBRGN	Table 3.118 WPBRGN Register Contents Bit Position : 31 to 4 - 3 to 0 MPBRGN	Writing Error	B111C/E".	section title, No. 12 is fixed at No. 52.			
13	298	CPU System	(e) MPTRGN - MPU end region	bit-map 4-0:MPTRGN	bit-map 3→0:MPTRGN		Reported on TECHNICAL	Since there is an error	298	260	253
			register @PCU	Table 3.119 WPRON Register Contents Bit Position : 31 to 5 - 4 to 0 WPTRON	Table 3.119 WFRON Register Contents Bit Position : 31 to 4 - 3 to 0 WFTRON	Writing Error	UPDATE "TN-RH8- B111C/E".	in the section title, No.13 is fixed at No. 53.			
14	313	Address Space	Table 4.1 Address Space	(0001 7000H to 0001 7FFFH) (FCU firmware area (Map is switched by FCUFAREA register))*3	(0001 7000H to 0001 7FFFH) (FCU firmware storage area (Map is switched by FCUFAREA register))*3	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		313	275	268
15	335	Interrupt	6.2.11 TIMER - Timer Interrupt Mask Enable Register	When subblock 6 of the timer D is used only as an A/D converter or a trigger output to the DFE, set the IMEO bit to 1.	When subblock 4 of the timer D is used only as a DMA trigger source, set the IME2 bit to 1. When subblock 6 of the timer D is used only as an A/D converter or a trigger output to the DFE, set the IME0 bit to	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		335	297	-
16	414	DMA	7.9.2.7 DTSER2 - DTS Error Register 2	Name of Bit31 in bit chart RMADED	r. RAMDED	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8-		414	376	368
17	485	Power Supply Voltage	Table 10.1 Register	Register Name I ··· Access Size CVM detection flag register I ··· 32	Register Name Image: Access Size Access Protection CVM detection flag register Image: Size Access Protection		B111C/E". Reported on TECHNICAL		485	446	438
		Monitor	Specifications	CVM detection flag clear register	CWL detection flag clear register	Additional Description	UPDATE "TN-RH8- B111C/E".				
18	495	Clock Controller	11.1 Features	• The clock frequencies can be increased stepwise by software for suppressing inrush currents after release from the reset state. The division ratios for the CPU clock and the peripheral clocks can be selected with register settings (1/4, 1/2, and 1/1).	 The clock frequencies can be increased stepwise by software for suppressing inrush currents after release from the reset state. Set the division ratios (1/4, 1/2, and 1/1) for the CPU clock and the peripheral clocks, and follow the clock gear up sequence. *I 		Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		495	456	448
				ue sereuleu wrun regisler sellings (1/4, 1/2, anu 1/1).	Note 1. In this product, set the division ratio of the divider 0A/1A to 1/1 (No division) after executing the clock gear up sequence.	Additional Description	BITIO/E .				
19	496	Clock Controller	Table 11.1 List of Clocks	Clock Frequency Note3 N/A	Clock Frequency *3 Note 3. In this product, set the division ratio of the divider QA/1A to 1/1 (No division) after executing the clock gear up	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		496	457	449
20	512	Clock Controller	11.5.1 Operation When the Divide Function Is Used	Follow the procedure given below to reduce current fluctuations produced by switching the clock signals during startup (also see Figure 11.3, Example of Sequence for Shifting the Clock Gear Up).	Follow the procedure given below to reduce current fluctuations produced by switching the clock signals during startup.	Writing	Reported on TECHNICAL UPDATETN-RH8-		512	473	465
21	517	Clock Controller	Table 11.16 Pin Specifications	Access Protection N/A	Register Name ~ AccessSize Access Protection	Error	B111C/E". Reported on TECHNICAL		517	478	470
				Register Name ~ AccessSize Clock control register ~ 8 CKC flag register ~ 8	Clock control register ~ 8 ACKOCKCPCMD CKC flag register ~ 8 Clock select register ~ 8	Additional	UPDATE "TN-RH8- B111C/E".				
				Clock select register ~ 8 BRGAD compare register ~ 8 RKG protect command register ~ 8 CKC protect status register ~ 8	BRGAD compare register ∼ 8 CAC protect command register ∼ 8 CAC protect status register ∼ 8	Additional Description					
22	693	RLIN2	15. 3. 3. 15 RLN21nmLiDBRb -	For response reception: The RLW21nmLiDBRm registers hold the data received in the response field.	 For response reception: The RLN21nmLiDBRm registers hold the data received in the response field. 		Reported on TECHNICAL		693	654	645
			LIN Data Buffer b Register	field. The received data is overwritten. If an error is detected, the data prior to reception interruption is stored in the register. Do not read these registers when the FTS bit is 1 (frame	field. The received data is overwritten. If an error is detected, the data up to the byte in which the error was detected are stored in the register.	Additional Description	UPDATE "TN-RH8- B111C/E".				
				transmission or wake-up transmission/reception is started)	Do not read these registers when the FTS bit is 1 (frame transmission or wake-up transmission/reception is started)						
					transmission or wake-up transmission/reception is started)						_

Errata of RH850/E1x User's Manual Hardware Rev.1.20 The changes are shown below. (Error: red, Correct: blue)

lo li	PDF Page	Section	Chapter title	Error		Correct		Change	Notice situation	Note	same corr	ection E1M-S	E1
23	(Rev.x.xxE) 708	RLIN2	(Chart title) 15. 13 Status		Status Set Condition	Status	Status Set Condition	reason	Reported on	Note	FCC1 708	669	66
			Table 15.35 shows the types of statuses	Header	When a header field is transmitte successfully.		When a header field is transmitted successfully.	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".	-			
			available.										
	777	RS-CAN	16.3.2.15 RSCANOGAFLPOj - Receive Rule Pointer O Register	14 13 12 11 GAFLEMOPIE		0 0 0		Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		777	738	7
1	818	RS-CAN	(j = 0 to 15) 16.3.2.42 RSCANOCFTISTS -	aw aw aw aw Bit chart Bit position 1	RW RW R	Bit chart Bit position 1	W IEW IEW IEW		Reported on TECHNICAL		818	779	7
			Transmit/Receive FIFO Buffer Transmission Interrupt Flag	CHITXIF1		CF1TXIF		Writing Error	UPDATE "TN-RH8- B111C/E".	-			
4	935	FlexRay	Status Register	Name of Bit9 in bit char	t				Reported on		935	896	+
			FLXAOFREILS - FlexRay Error Interrupt Line Select Register	IBAL		TIBAL		Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".	-			
1	1085	FlexRay	17.2.13.2 FLXAOFROTS - FlexRay Output Transfer Status Register	Name of Bitl1, 10 in bit Bitl1 FWS Bitl0 OWS	chart	Bit11 FWIS Bit10 OWIS		Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	-	1085	1049	
	1232	RHSB	18.2.6.2 RHSBjIS - Interrupt Status Register	Name of Bit25 in bit chan RHSBjUE	rt	RHSBJUEF		Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1232	1193	
,	1404	ATU-IV	21.4.2.8 TIOR2A - Timer I/O Control	These bits select the con AO to 6 (NCNTGAO to 6)	unt source clock of noise cancele	er counters These bits select the	count source clock of noise canceler cou	inters	Reported on TECHNICAL	Since the correction	1404	1365	
			Register 2A (1) NCKGAO to 6 - Noise Canceler Clock Select G AO to 6					Writing Error	UPDATE "TN-RH8- B111C/E".	information of E1L is missing, No. 29 is modified to No. 61.			
0	1412	ATU-IV	Table 21.23 TILRA Register Contents	Bit Position Bit Na 6 to 0 TIALx	ame	Bit Position Bi 6 to 0 TIA	t Name LOx	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1412	1373	
1		ATU-IV	Only Japanese UM is	modified.				-	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	-			Ì
2	1559	ATU-IV	Table 21.92 TSRDx Register Contents	Bit Position Bit Na 3 to 0 CMFBDx:	ame 2 to CMFBDx0	Bit Position Bi 3 to 0 CMF	t Name BDx3 to CMFBDx0	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1559	1520	
3	1632	ATU-IV	Table 21.117 TCR2Fx Register Contents	Bit Position Bit Na 7 to 5 EISELEI		Bit Position Bi 7 EIS	t Name ELEFx	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1632	1593	
4		ATU-IV	Only Japanese UM is	modified.				-	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".				
5	1951	TSG2	Figure 23.15						Reported on	Since the	1951	1912	_
			Interrupt Generation Example (1/2) (Example of HT-PWM Mode)	Тяголитися Тасолотот INTTSG2n(1) INTTSG2n(2)		1522-0702		Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".	correction information is missing, No. 35 is modified to No. 62.			
6	2062	TAPA	24.2.1 Registers Overview	Register Name Function TAPAnACTS TAPAn asynchro TAPAnACTT TAPAn asynchro TAPAnOPHS TAPAn Hi-Z st TAPAnOPHT TAPAn Hi-Z st	onous control start trigger regis onous control stop trigger regist art trigger register W	ter W TAPAnACTT TAPAn asyn TAPAnOPHS TAPAn Hi-Z	on R/W chronous control start trigger register chronous control stop trigger register F start trigger register R/W stop trigger register R/W	R/W Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2062	2023	
7 3	2098	PIC	Table 25.19 PIC2DSADTENInO Register Contents (About E1L, Table No. is 25.18.)	14 PIC2DSAI 13 PIC2DSAI 12 PIC2DSAI 11 PIC2DSAI 10 PIC2DSAI 9 PIC2DSAI	9 JEININI 15 JEININI 14 JEININI 13 JEININI 12 JEININI 10 JEININI 09 JEININI 08	14 PIC2 13 PIC2 12 PIC2 11 PIC2 10 PIC2 9 PIC2	Name DSADTEN1n015 DSADTEN1n014 DSADTEN1n013 DSADTEN1n012 DSADTEN1n011 DSADTEN1n010 DSADTEN1n010 DSADTEN1n09 DSADTEN1n08	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2098	2059	
8	2184	ADCB	Table 26.45 Register Address List	Note: m = 0, 1: n = 0 to About E1L: m = 0 : n = 0 to 35: m =		Note: m = 0, 1: n = 0 About E1L: m = 0 : n = 00 to 35	0 to 39 : m = 1 : n = 00 to 31	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2184	2145	
9 1	2185	ADCB	26.10.4.1 FDRmn - Floating-Point Data Register mn	Note m = 0, 1: n = 0 to 39 About E1L:		Note m = 0, 1: n = 00 to 3 About E1L:		Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	-	2185	2146	
0		Safety	Only Japanese UM is	m = 0 : n = 0 to 35: m =	= 1 : n = 0 to 31	m = 0 : n = 00 to 35	: m = 1 : n = 00 to 31	-	Reported on TECHNICAL				
1 2	2342	Safety	Table 29.32 LRTDATBFn_PE1	Bit Position Bit Name 24 to 16 LRTDATBF		Bit Position Bit N 24 to 16 LRTDAT	BF (2n+1)	Writing	UPDATE "TN-RH8- B111C/E". Reported on TECHNICAL UPDATE "TN-RH8-		2342	2303	-
2	2497	ECM	Register Contents 30.3.4 ECMmESSTR0	8 to 0 LRTDATBF Bit Name of Bit13 in bit	chart	8 to 0 LRTDAT	ur (211)	Error	UPDATE "TN-RH8- B111C/E". Reported on		2497	2458	
		LOW	(m = M/C) - ECM Master/Checker Error Source Status	ECMmSSE016	onor c	ECMmSSE013		Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".		2701	-100	
3	2511	ECM	Register 0 Table 30.24 ECMPCMD1 Register Contents	Bit Position Bit Name 31 to 18 -		Bit Position Bit N 31 to 8 -	ame	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8-		2511	2472	
	E1L only (UM P2204)	Flash Memory	of Registers Related to Product	Value after Reset See Section 33.9.3.1 (3	places)	Value after Reset See Table 33.14		Writing Error	B111C/E". Reported on TECHNICAL UPDATE "TN-RH8-		-	-	
	2567	Flash Memory	Information 33.9.3.1 PRDNAMEn: n = 1 to 4 -			PRDNAMEn [31:0]		Li i di	B111C/E". Reported on		2567	2528	
			Product Name Storage Register Table 33.15 List of Registers			PROMONEN (31-0)		Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".	-			
6 8	E1L only (UM	Electrical Characteristi	Related to Product Information 37.3.6 CSIH Timing	• n = 0 to 2, x = 0 to 3	5 $(n = 0)$, $x = 0$ to 3 $(n = 1, 2, 2)$	3) • n = 0 to 2, x = 0	to 5 (n = 0), $x = 0$ to 3 (n = 1, 2)		Reported on		-	-	
8	P2262)	CS						Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".				
17	2645	Electrical Characteristi cs	Characteristics (Depending on the	A/D conversion time (fOP	= 20 MHz, 40 MHz)	A/D conversion time		Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2645	2604	
18 1	2853, etc	Appendix	product, table number is different.) Appendix Package	Refer to "Package Dimens	ions(BGA) ″ sheet.	Refer to "Package Dim	ensions(BGA)″sheet.		Reported on		2853, 285	2812, 281	1
- I*		Package Dimensions	Dimensions					Writing	TECHNICAL UPDATE "TN-RH8-	1	4	3	

Errata of RH850/E1x User's Manual Hardware Rev.1.20 The changes are shown below. (Error, red, Correct blue)

The changes are shown below. (Error: red. Correct: blue)
PDF page (Rev.x.xE) lists representative product E1x-FCC1. For details, refer to "UM (page) that applies the same correction" column.


		-		CC1. For details, refer to "UM (page) that applies the same correction column.	0	Cha	Masia 1	Mate	same con		
	PDF Page (Rev.x.xxE) E1L only	Section Overview	Chapter title (Chart title) 1.2 Features	Error TSG2, TAPA: Two units are incorporated individually.	Correct TSG2, TAPA: One unit is incorporated individually.	Change reason	Notice situation Reported on	Note	E1x- FCC1	E1M-S	E1L
	(UM P50)		Motor control timer (TSG2) Timer option (TAPA)	Theorporates a timer unit that can control up to two 3-phase motor controls (U, V, and W).	 Incorporates a timer unit that can control up to one 3-phase motor control (U, V, and W). 	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".	-			
	265	CPU System	Table 3.76 SEGCONT Register Contents (1/2) bit 8	VORE Notification of the detection of illegal access by the IPG and subsequent access blocking.*2	VORE Notification of the detection of illegal access by the IPG and subsequent access blocking (including instruction fetch).*2	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		265	227	220
51	266	CPU System	Table 3.76 SEGCONT Register Contents (2/2) bit 4	VGLE - Notification of a response to an error in the P-Bus (excluding errors in writing to the P-Bus). - Notification of a response to an error in the code flash	VCLE . Notification of a response to an error in the P-Bus (excluding errors in writing to the P-Bus). "Notification of access detection to an unimplemented area in the on-whip 1/0 register (self) Notification of a response to an error in the code flash	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		266	228	221
52	298	CPU System	(3) MPBRGN - MPU base region register @PCU	bit chart 4-0: MPRON Table 2. 118 MPBRON Register Contents Bit Position: 31 to 5 - Bit Position: 41 to 0 MPRON 4 to 0 MPRON	bit chart 3O: MPRCAN Table 3.18 WFBRON Register Contents Bit Position :21 to 4	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Modified the section title of No. 12.	298	260	253
53	298	CPU System	(4) MPTRGN - MPU end region register @PCU	bit-map 4-0: WPTRON Table 3, 119 MPTRON Bit Position: 31 to 5	bit-map 3-0: BPTRON Table 3.19 MPTRON Register Contents Bit Position :31 to 4 5 to 0 MPTRON 3 to 0 MPTRON	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Modified the section title of No.13.	298	260	253
54	582	CSIH	13.5.10 CSIH interrupt requests (3) INT_CSIHTIC (communication status interrupt) Figure 13.25 Generation of INT_CSIHTIC in Job Mode			Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		582	543	534
55	583	CSIH	13.5.10 CSIH interrupt requests (3) INT_CSIHTIC (communication status interrupt) Table 13.10 Generation of INT_CSIHTIC in Job Mode	Committee Committee	Interaction staked in red are deleted. ISSNECO INT_CSNITC 0 Generated 1 CSNITCICSSNLOSE = 0: Generated GSNITCICSSNLOSE = 0: Generated CSNITCICSSNLOSE = 1: Kid generated, replaced by interrupt NT_CSNITUC	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		583	544	535
56	860	RS-CAN		Refer to "No.56_Figure 16.5" Sheet.	Refer to "No.56.Figure 16.5" Sheet.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		860	821	812
57	861	RS-CAN	16. 4. 2. 7 Channel Stop Mode	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. CAN registers can be read, but writing data to them is prohibited. Register values are retained.	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced CAN registers can be read, but writing data to them is prohibited (scoopt write to the CSLPR bit). Register values are retained.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		861	822	813
58	903	RS-CAN	Figure 16.36 RAM Test Setting Procedure	RSCANOGISTCTR register RTNE bit ←1	 RSCANDGISICIR register RIME bit1 =1 The following descriptions are added on the bottom of the chart. Note 1. Before changing to the RMIESI mode, make sure to: Cancel transmission request(s), if any, Disable all the FIFO and Transmit Queues, and, Clear the receiving flags of receiving buffers. 	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		903	864	855
59	952	FlexRay	17.2.5.3 FLXAOFRI2C - FlexRay Timer 2 Configuration Register	17.2.5.3 FLXAOFRT2C - FlexRay Timer 2 Configuration Register Access: This register can be read/written in 8-, 16-, or 32-bit units.	17.2.5.3 FLXAOFRIZC - FlexRay Timer 2 Configuration Register This register is an absolute timer. Timer 2 has the same absolute timer features as timer 0. Access: This register can be read/written in 8-, 16-, or 32-bit units.	Additional Description	Reported on TECHNICAL UPDATE "TN-RHB- B111C/E".		952	913	-
60	1177	FlexRay	17.3.16.3 Data Structure Transfer Scheduling (1) All dedicated message buffers in ascending order	FLXAGFRIDATn (2 places) FLXAGFRIESCn	 FLXAOFRINDATi (2 places) FLXAOFRINBSCi→ FLXAOFRINBSCi 	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	-	1177	1138	-
61	1404	ATU-IV	21.4.2.8 TIOR2A - Timer I/O Control Register 2A (1) NCKGAO to 6 - Noise Canceler Clock Select G AO to 6	EIX-FC01.EIM-S: These bits select the count source clock of noise canceler counters Ad to 6 (OLKNTGAD to 6). EIL: These bits select the count source clock of noise canceler counters Ad to 5 (OLKNGAD to 5).	A0 to 6 (NCNTA0 to 6). E1L:	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Added E1L information to No. 29.	1404	1365	106
62	1951	TSG2	Figure 23.15 Interrupt Generation Example (1/2) (Example of HT-PWM Mode)			Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".	Added corrections of INITSG 2nI[5], [6], [9], [10] to No. 35.	1951	1912	1611
63	2010	TSG2	23.11.2.8 Notes Concerning Dead Time Control in HT-PWM Mode (1) TSG2nDTCO and TSG2nDTC1 Rewriting CAUTIONS 3	TEDCAPF, TEDCAPD TEDCA	TSDSCRIPT.TSDSCRIPT.LSDScript.LSDSCRIPT.LSDSCR	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2010	1971	1670
64	2010	TSG2	23.11.2.8 Notes Concerning Dead Time Control in HT-PMW Mode (1) TSG2nDTCO and TSG2nDTC1 Rewriting CAUTIONS 4	1520-014 1520-012		Writing Error	Reported on TECHNIGAL UPDATE "TN-RH8- B111C/E".		2010	1971	1670
65	2123	ADC6	28.5.2 ADCBwDRn — Data Register n	N/A 3	The following descriptions are added above the NOTE. CAUTIONS 1. Note that an unintended parity error may occur when ADCBaDRi or ADCBaDRi + I where an A/D converted value is stored is read after any one of the following procedures (1) to (ii) is executed and before the A/D converted value is updated. (ii) The set value of ADCBaVCHD. ONVCLS [2: 0] in the corresponding scan group is changed from AH or 6H to any of OH. IH, 21, 5H, or 5H 21, 5H, or 5H or 6H or CAUCHD CONCERS [2: 0] in the corresponding scan group is changed from AH or 6H to any of OH. IH, 21, 5H, or 5H 21, 5H, or 5H 21, 5H, or 5H 21, 5H, or 5H concerted value is ADCBaVCHD. ONVCLS [2: 0] in the corresponding scan group is changed from AH or 6H to any of OH. IH, 21, 5H, or 5H 21, 5H, or 5H 25, 5H CONCENDER reading, ADCBaVCH + 1 are to be read when 16-bit read access occurs in ADCBaVCH in 16-or 32-bit units ADCBaVCHD. Red 20, reading, ADCBaVCH in 16-or 32-bit units ADCBaVCHD. The structure is stored in ADCBaVCH in 1 are units to for an A/D converted value is stored in ADCBaVCH + 1 may result 1 an unintended parity error.	Additional Description	Reported on TECHIICAL UPDATE "IN-RH8- BIIIC/E".		2123	2084	1777

Errata of RH850/E1x User's Manual Hardware Rev.1.20 The changes are shown below. (Error: red, Correct: blue)


		xxE) lists represe		C1. For details, refer to "UM (page) that applies the same correction" column.	Correct	Change	Notice situation	Note	UM (page) same corr E1x-	ection E1M-S	E1L
	(Rev.x.xxE) 2563	Flash Memory	(Chart title) Table 33.9	N/A	Note : read cycle is 40MHz, In this products.	reason	Reported on	NOLE	FCC1 2563	2524	2201
57	2605	Electrical	FRDCYCLD Register Contents Table 37.2	PinName ∼ I/O Max. InputVoltage(V) InputBufferType	PinName ~ 1/0 Max. InputVoltage(V) InputRifferType	Additional Description	TECHNICAL UPDATE "TN-RH8- B111C/E". Reported on		2605	2564	2239
	2000	Characteristi	Relationship between Power Name and Pin	THO/LPD0/FLSCI3TX ~ 0 VCC+0.3 TTL2 DRDY/LPDCLK0 ~ 0 VCC+0.3 TTL2	PinName ~ I/O Max. InputVoltage (V) InputBufferType T00/LP00/FLSC13TX ~ 0 - - DRDY/LPDCLK0 ~ 0 - -	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".		2003	2004	220.
8	481, 483	Circuit	9.5 Guide to Mounting on Boards with an EPT 9.5.1 GFP 9.5.2 BGA CAUTIONS (E1M-SIt, 9.5.1	I. Values for the paramitic L and R components produced by connection of VBs are based on the assumption but VSS is supplied through a plane of the board (with copper thickness of 35 μ m and pitch of at least 1 mm for both VSS and VDD).	I Values for the paramitic L and R components produced by connection of VS are based on the assumption but VSS is supplied through a plane of the board (with copper thickness of 35 $\mu\rm m$ and pitch of at most I mm for both VSS and VDD).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		481, 483	444	434. 436
9	719	RS-CAN	RGA) Table 16.2 Index	For example. a transmit/reception FIFO buffer configuration/control register is written as RSCANDOFOCK ($k=0$ to [4).	For example, a transmit/reception FIFO buffer configuration/control register is written as RSCANDGFDCK (k = 0 to 11).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		719	680	671
0	778	RS-CAN RS-CAN	Only Japanese UM is 16.3.2.15 RSCANOGAFLPOj - Receive Rule Pointer O Register (j = 0 to 15)	modified GAFLMMP(6:0) Bits These bits are used to select the number of a receive buffer that stores received messages having passed through the filter when the GAFLMW bit is set to 1. Set these bits to a value smaller than the value set by the MNMB(7:0) bits in the RSANDMMW register.	GAFLRMOP(6:0) Bits These bits are used to select the number of a receive buffer that stores received messages having passed through the filter when the GAFLRW bit is set to 1. Set these bits to a value smaller than the setting value by the MRXME(70) bits in the RSCAMDRMB register.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		778	739	730
2	861	RS-CAN	16.4.2.7 Channel Stop Mode	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. CAN registers can be read, but writing data to them is prohibited. Register values are retained.	In channel stop mode, clocks are not supplied to channels and therefore power consumption is reduced. Channel related registers can be read, but writing data to them is prohibited (except write to the GLRP bit). Register values are retained.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		861	822	813
	E1L only (UM P1049)	ATU-IV	21.4.1 Operation	$\sim \rm Six$ event signals TIAOO to O5 are output (event outputs 1B to 1H) \sim	$\sim {\rm Six}$ event signals TIA00 to 05 are output (event outputs 1B to 1G) \sim	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	104
- 1	E1L only (UM P1050)	ATU-IV	Figure 21.6 Timer A Block Diagram	Event output 18 to 1H	Event output 18 to 16	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	105
- 1	E1L only (UM P1086)	ATU-IV	21.5.1 Operation Edge-Interval Measuring Block	In the edge-interval measuring block, the event counter B1(TGNTB1) value is captured for the event counter B1(TGNTB) at eccurrent of any of seven external event imput signal (IGBB0 to the event counter B1(TGNTB1)) is not cleared at occurrence of eny of external event input signals 1B to TH.	In the edge-interval measuring block, the event counter B1(TCNTB1) value is captured for the event counter B1(TCNTB1) a courrence of any of six external event input signal a 10 to 100 storput via timer A (ICRB20 to ICRB2). The event counter B1(TCNTB1) is not cleared as courrence of any of external event input signals 18 to 10.	Writing	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	108
- 1	E1L only (UM P1088)	ATU-IV	Figure 21.15 Timer B Block Diagram	Event input 1H→ IORB36	Event input 16 ICRB35	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	108
- 1	E1L only (UM P1105)	ATU-IV	21.5.2.10 ICRB3x	Input capture registers B00 to 836 (IGR830 to IGR830 are 8-bit read-only registers. In the deginterval messuring block, the event counter B1 (IGNTB1) value is captured at courrence of any of seven atternal event inputs 18 to 1H that are input via timer A (IGR830 to IGR830). The event counter B1 (IGNTB1) is not cleared at courrence of any of external event inputs 1B to H1. IGR830 to IGR836 can be read only in 8-bit units. IGR830 to IGR836 are initialized to 00H by a reset.	occurrence of any of six external event inputs 18 to 16 that are input via times 4 (ORB40 to LOB55). The event counter B1 (CMUTB1) is not cleared at occurrence of any of external event inputs 18 to 10. IORB30 to IORB36 can be read only in 8-bit units. IORB30 to IORB36 are initialized to 00H by a reset.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	1105
- 1	E1L only (UM P1138)	ATU-IV	21.5.3.1 Edge Interval Measuring Function and Edge Input Stopping Function	Registers ICRB30 to ICRB <u>36</u> capture the TCNTB1 value by using the external event input 1B to I <u>H</u> as a trigger. ICRB30 corresponds to external event input 1B and ICRB31 to ICRB36 correspond to respective external event input 1C to I <u>H</u> .	Note : ElL don't use ICRE36 because external event inputs / outputs IH is not suport. Registers ICRE30 to ICRE 35 capture the TONTB1 value by using the external event input 18 to IG as a trigger. ICRE30 correspond to external event input 18 and ICRE31 to ICRE30 correspond to respective external event input 16 to 16.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	113
- 1	E1L only (UM P1139)	ATU-IV	Figure 21.18 Count Operation of TCNTB1 and Capture Operation of ICRR3x	Event input 1H (5 places) IGR836	Event input 10 (5 places) ICRB35	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	113
- 1	E1L only (UM P1200)	ATU-IV	21.7.1 Operation Overview	Each channel includes two output pins: TODxyA for compare match output and TODxyB for one-shot pulse output. (Output pins are supported by subblocks DO to D8.)	Each channel includes two output pins: TODxyA for compare match output and TODxyB for one-shot pulse output. (Output pins are supported by subblocks DO to D4.)	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	120
31	1548	ATU-IV	21.7.2.3 TIOR1Dx (2) IOADxy[1:0] - I/O Control A	\sim a signal is output on pin TODxyA according to the IOADxy bits (only subblocks D0 to D9).	\sim a signal is output on pin TODxyA according to the IOADxy bits (only subblocks D0 to D0).	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		1548	1509	-
32 33		ATU-IV ATU-IV	Onlv Japanese UM is Onlv Japanese UM is	modified. modified.							+
34 35 36	2085	ATU-IV ATU-IV PIC	Only Japanese UM is Only Japanese UM is 25.2.3.3	modified. bit box	bit box		Reported on		2085	2046	-
			,	bit31 - 16 R/W R - R	bit31 - 16 R/W R/W - R/W	Writing Error	TECHNICAL UPDATE "TN-RH8- B111C/E".				
	E1L only (UM P1743)	PIC	PIC2ADTEN5nj	bit box bit23 - 16 R/W R - R	bit box bit23 - 16 R/W R/W - R/W	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	174:
88	2329	PIC Safety	Only Japanese UM is 29.2.3.2 List of Registers (1) List of ECC Modules Table 29.16 List of Modules	modified. Master Side Checker Side	Naster Side+1 Checker Side+1 Note 1. Two ECC modules are provided to support BIST, one for the master and the other for the checker. For details, refer to Section 29.7, BIST.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2329	2290	1983
90	2318	Safety	Table 29.5 CFAPCTL Register Contents Bit Position 2	Address Parity Checker (Bank B) Test	Address Parity Checker (Bank B) Test This product does not use this bit.	Additional Description	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2318	2279	197:
	2430			N/A	29.3.3 Usage Notes Resing a register with a value that is undefined after a reset Resing a register with a value that is undefined after a reset reror. Accordingly, such register may lead to a look step compare term if the branch instruction and the subsequent instruction is issued in parallel, the look step compare error might be occurred by undefined register after the reset. It should be applied as specified below until the register which refer by subsequent instruction. Is initialized in case of branching in the preceding instruction. Is initialized in case of branching in the preceding instruction. Is initialized in law provide the subsequent is the second instruction. He by instruction, the SNGCI instruction. or the RIE intruction following the branch instruction. Men C language is used, it could be optimized.	Description Change	Reported on TECNIICAL UPDATE "TN-RH8- B0183C/E" (Rev. 3) and "TN-RH8- B1110/E".		2430	2391	2084
92	2538	OCD	Table 32.2 I/O Pins of AUDR	Parallel X00001 By Ref. Description (softward) Description (softward) Description (softward) Description (softward) Description (softward) <thdescription (softward)<="" th=""> <thdescrip< td=""><td>Interview Description ACOUST MM AcOUST regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime (and provide acoust regime) acoust regime (and provide the fold) Acoust regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime (and provide acoust regime) acoust regime (and provide the fold) Acoust regi</td><td>Description Change</td><td>Reported on TECHNICAL UPDATE "TN-RH8- B0228A/E" and "TN-RH8- B111C/E".</td><td></td><td>2538</td><td>2499</td><td>-</td></thdescrip<></thdescription>	Interview Description ACOUST MM AcOUST regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) AcOUST regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime (and provide acoust regime) acoust regime (and provide the fold) Acoust regime (and provide the fold) acoust regime acoust regime (and provide the fold) acoust regime (and provide acoust regime) acoust regime (and provide the fold) Acoust regi	Description Change	Reported on TECHNICAL UPDATE "TN-RH8- B0228A/E" and "TN-RH8- B111C/E".		2538	2499	-
93	2549	OCD	32.5.4.3 Usage Notes on AUDR Function	Department of ACENTYCH (as nell for crych of ACEOC law depend due community age to the ACEOC Age and the Probability of ACEOC and Age and AceoCoc Age and Aceo Who maintainform is account dirangh for ACEOC a two more any occur due to ECC more disorder.	<section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header></section-header></section-header>	Description Change	Reported on TECHNICAL UPDATE "TN-RH8- B02228/E"and TN-RH8- B1110/E".		2549	2510	-
				1							

Errata of RH850/E1x User's Manual Hardware Rev.1.20 The changes are shown below. (Error: red, Correct: blue)

PDF	page (Rev.x.	xxE) lists represe	entative product E1x-F0	CC1. For details, refer to "UM (page) that applies the same correction" column.					UM (page) same corr) that appli ection	es the
No.	PDF Page	Section	Chapter title	Error	Correct	Change	Notice situation	Note	E1x-	E1M-S	E1L
95	(Rev.x.xxE) 2571	Flash Memory	(Chart title) 33. 11 Usage Notes (3) Prohibition of additional writing	Writing to a given area twice is not possible. If you want to overwrite data in an area of flash memory after writing to the area has been completed, erase the area first.	Writing to a given area twice is not possible. If you want to update data in an area of flash memory after writing to the area has been completed, erase the area first.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2571	2532	2209
96	2571	Flash Memory	33.11 Usage Notes (4) Resets during programming and erasure	In the case of an internal or external reset during programming and erasure, while for at least the minimum width of reset pulse once the operating voltage is within the range stipulated in the electrical characteristics before releasing the device from the reset state.	In the case of an external reset during programming and erasure, wait for at least the minimum width of reset pulse once the operating voltage is within the range stipulated in the electrical characteristics before releasing the device from the reset state.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2571	2532	2209
	E1L only (UM P2277)	Electrical Characteristi cs	Characteristics	Digital resolution Typ. 2	Digital resolution Typ. 12	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	2277
98	E1L only (UM P2284)	Electrical Characteristi cs	Table 37.44 JESD51-9 Compliant Board (4 layers)	L Board 101.5 114.5 11621.75	Board 101.5 114.5 11621.75	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		-	-	2284
99	2617	Electrical Characteristi cs	37.2.11 Supply Current Characteristics	CAUTIONS 1. Mien the A/D converter is not used or it is in the standby state, do not open the ADVCC pin, ATVCC pin, ADVRETH pin, ATVRETH pin, ADSVRETH pin, ADSVRETL pin, ADVSS pin, and ATVSS pin.	CAUTIONS 1. Even if the A/D converter is not used or it is in the standby state, do not open the ADVCC pin, ATVCC pin, ADVREFH pin, ATVREFH pin, ADSVREFH pin, ADSVREFL pin, ADVSS pin, and ATVSS pin.	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2617	2576	2251
100	2629	Electrical Characteristi cs	Figure 37.12 CSIH Timing (Master Mode)	CS1HnCF6x*	CSIHnCF6x	Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B111C/E".		2629	2588	2263
	2855	Appendix Package Dimensions	Appendix Package Dimensions			Writing Error	Reported on TECHNICAL UPDATE "TN-RH8- B163A/E" and "TN-RH8- B111C/E".		2855	-	2452
102	787	RS-CAN	16.3.2.23 RSCANORFCCx - Receive FIF0 Buffer Configuration/Cont rol Register (x = 0 to 7)	RFE Bit Setting the RFE bit to 1 makes receive FIFO buffers available. Clearing this bit to 0 sets the RFEMP flag in the RSCMMORSTSX register to 1 (the receive FIFO buffer contains no unread message (buffer empty)). Modify this bit in global operating mode or global test mode.	BFE Bit Setting the BFE bit to 1 makes receive FIFO buffers available. Clearing this bit to 0 sets the RFEMP flag in the RSCAMDRFSTS register to 1 (the receive FIFD buffer contains no unread message (buffer empty)). Modify this bit in global operating mode or global test mode. After all other bits in the RSCAMDRFCCx register have been set, set this bit to 1 by using another instruction. This bit is set to 0 in global reset mode.	Additional Description			787	748	739
103	798	RS-CAN	16.3.2.30 RSCANOCFOCk - Transmit/Receive FIFO Buffer Configuration/Cont rol Register (k = 0 to 11)	OFE Bit Medify this bit in the following mode. - Receive mode. Global operating mode or global test mode - Transmit mode or gateway mode: Channel communication mode or channel halt mode	CFE Bit GFE Bit Nodify this bit in the following mode. • Receive mode: Global operating mode or global test mode • Transmit mode or gateway mode: Channel communication mode or channel halt mode After all other bits in the RSCNMnGFCCC register have been set, set this bit to 1 by using anotherinstruction.	Additional Description			798	759	750
	879	RS-CAN	16.4.6.6 RAM Test	The RAW test function allows accesses to all CAN RAW addresses. RAW initialization which is performed after resetting the MCU does not initialization CAN RAW areas. When the RAW test function is used, the RAW is divided into pages of 256 bytes each. A RAW test page is selected by the RTWS(5:0) bits in the RSCAMOGFISTCF page isselected by the RTWS(5:0) bits in the RSCAMOGFISTCF acguister. Data in the set page can be read from and written to the RSCAMOGFORCF register (r = 0 to 63). The available total RAW size is 12160 bytes (2F80H).		Additional Description			879	840	831
	1867	ATU-IV APA	Condition Setting 2 (ADC Input)	modified. In cases where the reference input takes discrete values (e.g. ADC), matching condition specification (PARLEMMONIF) or APARLEMBORF[1:0] should use ">" or "<" (because "==" specification might not have matches as expected).	In cases where the reference input takes discrete values (e.g. ADG), matching condition specification (ARALEMMOXI) [0] or APALEMMOXIF(10)] recommend use ">" or "< (browne ")	Writing Error			1867	1828	1528
107	2248	DFE	28.2.5 PHCHn - PH Result Register (n = 0 to 9)	Bit 31 30 29 28 27 26 Value stativeset 0 0 0 0 0 0 0 RW R R R R R R	Bit 31 30 29 28 27 26 Valueatherment 1 0 0 0 0 0 RW R R R R R R	Writing Error			2248	2209	1902
Fnd	of Column		1						+	1	+



No.56_Figure 16.5






Figure 16.5 Channel Mode State Transition Chart