RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU & MCU		Document No.	TN-16C-A196A/E	Rev.	1.00	
Title	Errata to R32C/156 Group Hardware Manual		Information Category	Technical Notification			
Applicable Product	R32C/156 Group	Lot No.	Reference Document	R32C/156 Group Hardware Mar Rev. 1.03 (REJ09B0506-0103)			
The correc	nent describes corrections to the R320 tions are indicated in red in the list be of 621, description "Output of the cloo	low.			ck outr	out in	
	3 is corrected as follows: It of the clock with the same frequence	y as <mark>low spe</mark>	ed clocks, f8,	or f32"			
is correc	of 621, description of register name "C ted as follows: o 1 Time Measurement Prescaler Reg	·	r Measureme	nt Prescaler Register 6/7'	' in Tab	le 4.6	
is correc	•Page 28 of 621, description of register name "Group 0 Timer Measurement Prescaler Register 6/7" in Table 4.9 is corrected as follows: "Group 0 Time Measurement Prescaler Register 6/7"						
 Page 31 of 621, description of register name "Group 3 Timer Measurement Prescaler Register 6/7" in Table 4.12 is corrected as follows: "Group 3 Time Measurement Prescaler Register 6/7" 							
 Page 34 of 621, description of register name "UART2 Transmission/Receive Mode Register" in Table 4.15 is corrected as follows: "UART2 Transmit/Receive Mode Register" 							
•Page 34 of 621, description of register name "Increment/Decrement Counting Select Register" in Table 4.15 is corrected as follows: "Increment/Decrement Select Register"							
 Page 45 of 621, description of register name "External Interrupt Source Select Register 1/0" in Table 4.26 is corrected as follows: "External Interrupt Request Source Select Register 1/0" 							
•Pages 60 to 61 and 74 to 75 of 621, description of register name "CAN1/0 Acceptance Mask Register 0/1/2/3/ 4/5/6/7" in Tables 4.41 to 4.42 and 4.55 to 4.56 is modified as follows: "CAN1/0 Mask Register 0/1/2/3/4/5/6/7"							
 Page 63 of 621, descriptions of register names "CAN1 Reception Error Count Register" and "CAN1 Transmission Error Count Register" in Table 4.44 are corrected as follows: "CAN1 Receive Error Count Register" and "CAN1 Transmit Error Count Register" 							

•Pages 63 and 77 of 621, reset value "XXXX XX00b" for C1MSMR register in Table 4.44 and C0MSMR register in Table 4.58 is corrected as follows: "0000 0000b"

•Page 77 of 621, descriptions of register names "CAN0 Reception Error Count Register" and "CAN0 Transmission Error Count Register" in Table 4.58 are corrected as follows: "CAN0 Receive Error Count Register" and "CAN0 Transmit Error Count Register"


•Page 85 of 621, descriptions for the VDEN bit in Figure 6.4 are corrected as follows:


Bit Symbol	Bit Name	Function	RW
VDEN	II OW VOITAGE DETECTOR EDADIE BIT	0: Low voltage detector disabled 1: Low voltage detector enabled	RW

•Page 87 of 621, descriptions in 6.2.1 are corrected as follows:

"The low voltage detector starts operating stably after td(E-A) when the VDEN bit in the LVDC register is set to 1 (low voltage detector enabled)."







•Page 91 of 621, descriptions of Notes 2 and 6 in Figure 7.2 are corrected as follows: Note 2: "The divide ratios of the base clock and peripheral bus clock should not be changed simultaneously. Doing so may cause the peripheral bus clock frequency to go over the maximum operating frequency." ("To increase the base clock frequency, the divide ratio of the peripheral bus clock should be increased before reducing the divide ratio of base clock." is deleted) Note 6: "To use these low speed clocks, select one of them by setting bits CM31 and CM30 in the CM3 register and then set the BCS bit to 1." •Pages 92, 106, 113, and 116 of 621, description "fC" in the function column of bits CM00 and CM01 in Figure 7.3, Section 7.6, Tables 7.3, 7.4, and 7.6 is corrected as follows: Figure 7.3: "0 1 : Output a low speed clock" Section 7.6: "Low speed clocks, f8, and f32 are available to be output from the CLKOUT pin." Table 7.3: "Output a low speed clock" Table 7.4: "When a low speed clock is selected" Table 7.6: "When a low speed clock is selected" •Page 92 of 621, the following description is added as Note 7 to Figure 7.3: "Set this bit before activating the watchdog timer. When rewriting this bit while the watchdog timer is running, set it immediately after writing to the WDTS register." •Page 93 of 621, description of bit name "PLL Clock Oscillator Stop Bit" in Figure 7.4 is corrected as follows: "PLL Oscillator Stop Bit" •Page 93 of 621, the following description is added as Note 4 to Figure 7.4: "This bit becomes 1 when the main clock is stopped. When setting to 0, rewrite it after the main clock oscillation is fully stabilized." • Page 93 of 621, descriptions of function of the CM20 bit in Figure 7.5 are modified as follows: "0: Disable oscillator stop detection 1: Enable oscillator stop detection" •Page 94 of 621, description of Note 1 in Figure 7.6 is corrected as follows: "Rewrite this register after setting the PRC27 bit in the PRCR2 register to 1 (write enabled) and while the BCS bit in the CCR register is 0 (PLL clock)." •Page 96 of 621, descriptions in Note 3 in Figure 7.9 are corrected as follows: "CM05 bit in the CM0 register (main clock oscillator enabled/disabled) CM10 bit in the CM1 register (PLL oscillator enabled/disabled)" •Page 96 of 621, the following description is added as Note 6 to Figure 7.9: "Disable all the peripheral functions that use f2n before rewriting this bit." •Page 97 of 621, description is added to Note 1 in Figure 7.10 as follows: "Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting this register. Disable all the peripheral functions that use fAD, f1, f8, f32, or f2n (when the clock source is the peripheral clock source) to rewrite this register." •Page 101 of 621, descriptions for the SEO bit in Figure 7.15 are corrected as follows: Bit Symbol Bit Name Function RW 0: PLL lock-in SEO RW Self-oscillating Setting Bit 1: Self-oscillating



•Page 101 of 621, the following description is added as Note 1 to Figure 7.16: "This register is reset after the SEO bit in the PLC1 register is set to 1 (self-oscillating). Stopping the main clock or PLL prevents the register from updating."

•Page 104 of 621, description in 7.2.1 is corrected as follows:

"When the main clock oscillator resumes running after an oscillator stop is detected, the PLL clock frequency may temporarily exceed the preset value before the PLL frequency synthesizer oscillation stabilizes. As soon as an oscillator stop is detected, the main clock oscillator should be stopped from resuming (set the CM05 bit in the CM0 register to 1) or the divide ratios of the base clock and peripheral clock source should be increased by a program. The respective divide ratio can be set by bits BCD1 and BCD0 in the CCR register and bits PM36 and PM35 in the PM3 register."


•Page 107 of 621, description in 7.7 is corrected as follows:

"Power control contains three modes: wait mode, stop mode, and normal operating mode. The name "normal operating mode" is used restrictively in this chapter, and it indicates all other modes except wait mode and stop mode. Figure 7.17 shows a block diagram of the state transition in normal operating mode, stop mode, and wait mode."

- •Page 108 of 621, description "f(XPLL)" in Figure 7.18 is corrected as follows: "f(PLL)"
- •Page 109 of 621, description "CM0 = 1" in Figure 7.19 is corrected as follows: "CM05 = 1"
- Pages 108 and 109 of 621, state transitions in Figures 7.18 and 7.19 are modified. (description "The CM05 bit is not set to 1 when an oscillator stop is detected through the oscillation stop detector." as Note 4 in Figure 7.18 and Note 3 in Figure 7.19 is deleted.)



•Page 110 of 621, descriptions "CM31 = 1" in the first row and "CM10 = 0" in the second row in Figure 7.20 are corrected, and the state transition is modified as follows:



(Note 3 "The CM05 bit is not set to 1 when an oscillator stop is detected through the oscillation stop detector." is deleted from Figure 7.20)

•Page 113 of 621, descriptions in 7.7.2.4 are corrected as follows: "Wait mode is exited by the hardware reset, an NMI, or peripheral interrupts assigned to software interrupt numbers from 0 to 63. To exit wait mode by either the hardware reset or an NMI, without using peripheral interrupts, bits ILVL2 to ILVL0 for the peripheral interrupts should be set to 000b (interrupt disabled) before executing the WAIT instruction. The CM02 bit setting in the CM0 register affects the peripheral interrupts. When the CM02 bit is set to 0 (peripheral clock source not stopped in wait mode), peripheral interrupts for software interrupt numbers from 0 to 63 can be used to exit wait mode. When this bit is set to 1 (peripheral clock source stopped in wait mode), peripheral functions operated using clocks (f1, f8, f32, f2n whose clock source is the peripheral clock source, and fAD) generated by the peripheral clock source stop operating. Therefore, the peripheral interrupts cannot be used to exit wait mode. However, peripheral functions operated using clocks which are independent from the peripheral clock source (fC32, external clock, and f2n whose clock source is the main clock) do not stop operating. Thus, interrupts generated by peripheral functions and assigned to software interrupt numbers from 0 to 63 can be used to exit wait mode. The CPU clock used when exiting wait mode by the peripheral interrupts or an NMI is the same clock used when the WAIT instruction is executed. Table 7.5 lists interrupts to be used to exit wait mode and usage conditions." •Page 114 of 621, the following description is added as Note 1 to Table 7.5: "INT6 to INT8 are available in the intelligent I/O interrupt only." •Page 115 of 621, description in 7.7.3 is corrected as follows: "In stop mode, all of the clocks, except for those that are protected, stop running." •Page 116 of 621, description in line 1 of 7.7.3.3 is corrected as follows:


"Stop mode is exited by the hardware reset, an NMI, low voltage detection interrupt, or peripheral interrupts assigned to software interrupt numbers from 0 to 63."

•Page 116 of 621, description is added to Table 7.7 as follows:

External interrupt	INT6 to INT8 are available when intelligent I/O interrupt is used
--------------------	---




•Page 142 of 621, Figure 10.8 is corrected as follows:



Page 149 of 621, descriptions for b0 and Note 3 in Figure 10.17 are corrected as follows: b0: "No register bit; this bit is read as 1" ("should be written with 0 and" is deleted) Note 3: "When this bit is function-assigned, it can be set to 0 only. It should not be set to 1. To set to 0, either the AND or BCLR instruction should be used; when the bit is not function-assigned, that is, reserved, it should be set to 0."
Page 151 of 621, description of the third bullet point in 10.14.3 is corrected as follows: "The interrupt input signals to pins INT6 to INT8 are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register (i = 0 to 8), IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i - 6; i = 6 to 8) in the IFSR1 register."
Page 153 of 621, the following descriptions are added as Notes 1 and 2 to Figure 11.2: Note 1: "When the on-chip oscillator clock is used as the count source, the read value may be undefined due to a change in the count value while being read." Note2: "Set this bit before activating the watchdog timer."

- •Page 154 of 621, the following description is added as Note 2 to Figure 11.3: "Set these bits before activating the watchdog timer."
- •Page 155 of 621, the following description is added as Note 3 to Figure 11.5: "These bit settings are disabled when the WDTON bit is 1. The values set to these bits are reflected to registers WDK and PM2 when the WDTON bit is 0."
- Page 171 of 621, bit symbol in the fifth bullet point of 13.1 is corrected as follows:
 "The IRLT bit in the IIOiIE register (i = 0 to 11) if the intelligent I/O interrupt is used. Refer to 10. "Interrupts" for details on the IIOiIE register."

•Page 184 of 621, Figure 15.2 is corrected as follows:



· · · · · · · · · · · · · · · · · · ·
•Pages 188 of 621, expression "Counting" is deleted from the bit names of bits TA0UD to TA4UD in Figure 15.7.
 Pages 198 of 621, register symbol "TA4NR" in line 3 of 15.1.3 is corrected as follows: "Figure 15.15 shows registers TA0MR to TA4MR in this mode."
 Pages 220 and 226 of 621, descriptions of functions of the INV13 bit in Figure 16.3 and the PWCON bit in Figure 16.9 are corrected as follows: INV13: "0: Timer A1 reload control signal is 0 1: Timer A1 reload control signal is 1"
PWCON: "1: The underflow of timer B2 when the reload control signal for timer A1 is 0"
 Page 225 of 621, descriptions of functions of bits MR2 and MR3 in Figure 16.8 are corrected as follows: MR2: "No register bit; should be written with 0 and read as undefined value" MR3: "Disabled in the three-phase motor control timers. Should be written with 0 and read as undefined value"
 Page 232 of 621, bit name "INV06" in Note 3 of Figure 16.16 is corrected as follows: "The trigger and count source should be selected using bits INV16 and INV12 in the INVC1 register, respectively."
 Page 233 of 621, description of case 1 in Figure 16.18 is corrected as follows: "-INV01 = 0 and ICTB2 = 2h (timer B2 interrupt generated every 2nd time the timer B2 underflows), or INV01 = 1, INV00 = 1 and ICTB2 = 1h (timer B2 interrupt generated every time the timer B2 underflows when the reload control signal for timer A1 is set to 1)"
•Page 235 of 621, descriptions in 16.6.1 are corrected as follows: "When a low signal is applied to the NMI pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled)."
 Page 235 of 621, descriptions in 16.6.2 are corrected as follows: "Do not write to the TAi1 register (i = 1, 2, 4) before and after timer B2 underflows. Before writing to the TAi1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAi1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAi1 register after timer B2 underflows."
•Page 241 of 621, Note 1 "Bits CNT3 to CNT0 in the TCSPR register select a divide ratio from two options: no division (n = 0) or divide-by-2n (n = 1 to 15)." is deleted from Figure 17.5
 Page 245 of 621, description of function of the SWC bit in Figure 17.11 is corrected as follows: "0: No wait-state/wait-state cleared 1: Hold the SCLi pin low after the eighth bit is received"
•Page 247 of 621, description of function of the SWC9 bit in Figure 17.13 is corrected as follows: "0: No wait-state/wait-state cleared
1: Hold the SCLi pin low after the ninth bit is received"
•Pages 247 and 273 of 621, description "STARREQ" in Note 3 of Figure 17.13 and 17.3.2 is corrected as follows: Figure 17.13: "The STSPSEL bit should be set to 1 after setting the STAREQ, RSTAREQ, or STPREQ bit to
1." 17.3.2: "The start condition, restart condition, and stop condition are generated by bits STAREQ, RSTAREQ, and STPREQ in the UiSMR4 register (i = 0 to 2), respectively."

•Pages 265 and 266 of 621, description "Transmit/receive clock" in Figures 17.27 and 17.28 is corrected as follows: "CLKi"

•Page 275 of 621, descriptions in 17.3.4 are corrected as follows:

"Data transmission/reception in I^2C mode uses the transmit/receive clock as shown in Figure 17.30. The clock speed increase makes it difficult to secure the required time for ACK generation and data transmit procedure. The I^2C mode supports a function of wait-state insertion to secure this required time and a function of clock synchronization with a wait-state inserted by other devices.

The SWC bit in the UiSMR2 register (i = 0 to 2) is used to insert a wait-state for ACK generation. When the SWC bit is set to 1 (hold the SCLi pin low after the eighth bit is received), the SCLi pin is held low on the falling edge of the eighth bit of the SCLi. When the SWC bit is set to 0 (no wait-state/wait-state cleared), the SCLi line is released.

When the SWC2 bit in the UiSMR2 register is set to 1 (hold the SCLi pin low), the SCLi pin is forced low even during transmission or reception in progress. When the SWC2 bit is set to 0 (output the transmit/ receive clock at the SCLi pin), the SCLi line is released to output the transmit/receive clock.

The SWC9 bit in the UiSMR4 register is used to insert a wait-state for checking received acknowledge bits. While the CKPH bit in the UiSMR3 register is set to 1 (clock delayed), when the SWC9 bit is set to 1 (hold the SCLi pin low after the ninth bit is received), the SCLi pin is held low on the falling edge of the ninth bit of the SCLi. When the SWC9 bit is set to 0 (no wait-state/wait-state cleared), the SCLi line is released."

•Pages 277, 281, and 282 of 621, descriptions "(external clock selected)" in line 1 of 17.3.8 and line 2 of 17.4.2.2 and "(internal clock selected)" in line 2 of 17.4.2.1 are corrected as follows: "(external clock)" and "(internal clock)"

•Page 277 of 621, description "the SCLi pin is held low after the eighth bit of the SCLi is received)" in the third bullet point of 17.3.8 is corrected as follows:

"(hold the SCLi pin low after the eighth bit is received)"

•Page 283 of 621, description of the fourth dash in 17.5.2.1 is replaced as follows:

"- The TE bit in the UiC1 register is set to 1 (transmission enabled).

- The RE bit in the UiC1 register is set to 1 (reception enabled). This bit setting is not required in transmit operation only.

- The TI bit in the UiC1 register is set to 0 (data held in the UiTB register)."

- Page 306 of 621, register name in the ninth bullet point of 18.3.2 is corrected as follows:
 "External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program."
- •Page 309 of 621, description "CRC_CCITT" in line 2 of Chapter 20 is corrected as follows: "A generator polynomial of CRC-CCITT (X¹⁶ + X¹² + X⁵ + 1) generates a CRC."

•Pages 317 to 320 of 621, descriptions "Request from the INT0 pin" in Figure 22.1, "Request from the INT1 pin" in Figure 22.2, "Request from the INT2 pin" in Figure 22.3, and "Request from the INT3 pin" in Figure 22.4 are corrected as follows:

Figure 22.1: "Request from the INTO pin or the INT1 pin"

Figure 22.2: "Request from the INTO pin or the INT1 pin"

Figure 22.3: "Request from the INT0 pin or the INT1 pin"

Figure 22.4: "Request from the INTO pin or the INT1 pin"

•Page 323 of 621, descriptions for bits RST2, UD0, and UD1 in Figure 22.7 are modified as follows:

Bit Symbol	Bit Name	Function	RW
RST2	Base Timer Reset Source Select Bit 2	0: No reset 1: Low signal input into the INT0/INT1 pin ⁽³⁾	RW

		b6 b5	
UD0		0 0 : Increment mode	RW
		0 1 : Increment/decrement mode	
	Increment/Decrement Control Bit	1 0 : Two-phase pulse signal	
UD1		processing mode ⁽⁴⁾	RW
		1 1 : Do not use this combination	

Page 323 of 621, description in Note 3 in Figure 22.7 is corrected as follows:

Note 3: "The base timer is reset by an input of low signal to the external interrupt pin selected for signals UD0Z (for groups 0 and 2) and UD1Z (for groups 1 and 3) by the IFS2 register."

- •Page 324 of 621, Note 3 "The GOC bit becomes 0 after gating is cleared" is deleted from Figure 22.8.
- •Page 331 of 621, descriptions in the second bullet point of specification for reset conditions in Table 22.2 is corrected as follows:

"An input of low signal into the external interrupt pin as follows:

for groups 0 and 2: selected using bits IFS23 and IFS22 in the IFS2 register

for groups 1 and 3: selected using bits IFS27 and IFS26 in the IFS2 register"

- •Page 332 of 621, description "Low signal input to the INTk pin" in Figure 22.17 is corrected as follows: "Low signal input to the INT0/INT1 pin"
- •Page 353 of 621, bit name "SBUMS" in line 6 of 23. Serial Bus Interface is corrected as follows: "SSUMS"
- •Pages 354 and 356 of 621, pin name "SSiCK" and register name "SSiRDR" in Tables 23.1 and 23.2 are corrected as follows: "SSCKi" and "SSiTDR"
- •Page 356 of 621, descriptions "SSIi (I): Data input pin" and "SSOi (O): Data output pin" in the I/O pins row in Table 23.2 are corrected as follows: "SSIi (I/O): Data I/O pin" and "SSOi (I/O): Data I/O pin"
- •Page 360 of 621, the following description is added to the function description of bits BC0 to BC2 in Figure 23.5:

"Bits left during transmission/reception"



•Page 363 of 621, descriptions of functions of bits CE and ORER in Figure 23.8 are modified as follows:

Bit Symbol	Bit Name	Function	RW
CE	Conflict Error Flag ⁽¹⁾	0: No conflict error 1: Conflict error occurred ⁽²⁾	RW
(b1)	No register bit; should be written with 0 and read as 0		_
ORER	Overrun Error Flag ^(1, 3)	0: No overrun error 1: Overrun error occurred	RW

•Page 364 of 621, descriptions "input/output pin" and "Input/output pin" for the SCKS bit in Figure 23.9 are modified as follows:

"I/O pin"

•Pages 365, 374, 376, 378, 382, and 384 of 621, description "(overrun error)" for the ORER bit when it is 1 in Figure 23.11, Sections 23.1.6.2 to 23.1.6.4, 23.1.7.2, and 23.1.7.3 is modified as follows: "(overrun error occurred)"

- •Page 386 of 621, description "(conflict error)" in line 5 of 23.1.7.4 is modified as follows: "(conflict error occurred)"
- •Page 388 of 621, descriptions "Break dominant" and "Break delimiter" in Table 24.1 are corrected as follows: "Transmit break length" and "Transmit break delimiter length"

Page 392 of 621, descriptions of functions of bits L0LD to L3LD in Figure 24.3 are corrected as follows:
L0LD: "The bit is read as the value of the LD bit in the LST register of channel 0"
L1LD: "The bit is read as the value of the LD bit in the LST register of channel 1"
L2LD: "The bit is read as the value of the LD bit in the LST register of channel 2"
L3LD: "The bit is read as the value of the LD bit in the LST register of channel 3"

•Page 392 of 621, the following description is added as Note 1 in Figure 24.3: "No new interrupt is generated by the input signal low detection when any one of these bits is 1."

•Page 394 of 621, description of Note 4 in Figure 24.7 is corrected as follows:

- "The LD bit in the LST register becomes 1 and an interrupt request is generated in the following cases:
- When the falling edge of the input signal is detected when this bit is set to 1.
- When this bit is set to 1 while the input signal is low."
- •Page 397 of 621, descriptions of bit names of bits BLT0 to BLT3 and bits BDT0 and BDT1 in Figure 24.10 are corrected as follows:

Bits BLT0 to BLT3: "Transmit Break (Low) Length Setting Bit"

Bits BDT0 and BDT1: "Transmit Break Delimiter (High) Length Setting Bit"


•Pages 401 and 402 of 621, description of Note 1 of Figures 24.16 and 24.17 is corrected as follows: "These bits do not become 0 automatically. Set them to 0 by a program. Writing 1 to these bits has no effect."

- •Page 401 of 621, the following description is added as Note 3 to Figure 24.16:
 - "When this bit is 1, no new interrupt request is generated in the following cases:
 - When the LD bits of other channels become 1.
 - When the conditions for the LD bit to become 1 are met in its channel."

- •Page 406 of 621, bit symbols in the fourth bullet point of Table 24.3 are corrected as follows: "Bits BLT3 to BLT0 for break low (13 to 28 Tbit); Bits BDT1 and BDT0 for break delimiter (1 to 4 Tbit)"
- Page 407 of 621, description for (4) for "LIN Module Processing" in Table 24.4 is changed as follows:
 "Transmit Data 2, then the next interbyte space
 Transmit Data 3, then the next interbyte space
 (Repeat this process for the data length specified in bits RFDL3 to RFDL0 in the LRFC register. Go to (6) if an error occurs.)"
- •Page 408 of 621, description for (4) for "LIN Module Processing" in Table 24.5 is changed as follows: "Receive Data 2 due to start bit detection Receive Data 3 due to start bit detection (Repeat this process for the data length specified in bits RFDL3 to RFDL0 in the LRFC register. Abort the reception and go to (5) if an error occurs. Checksum judgement is not performed in this case.)"
- •Page 411 of 621, description "BPR0" in Note 1 of Table 24.6 is corrected as follows: "BRP0"



•Page 418 of 621, Figure 24.30 is corrected as follows:



3. The setting depends on the LIN transceiver specification.

4. Enter low speed mode or low power mode before setting the I flag to 1.

Figure 24.30 Example of Setting Before Transition to Wait Mode

•Page 419 of 621, description for Detecting Condition for Input signal low detection in Table 24.8 is changed as follows:

"When the falling edge of input signal at the LINJIN pin is detected with the setting of the LDE bit in the LMD0 register to 1 (input signal low detection enabled), or when setting the LDE bit to 1 while the LINJIN pin is low."

•Page 420 of 621, value range "(j = 0 to 3)" in the title of Table 24.9 is deleted.

•Page 422 of 621, description in 24.11 is added as follows:

"The respective interrupt request is output when the corresponding flag in the LST register becomes 1 while the corresponding bit in the LMD0 register is set to 1 (interrupt enabled). No new interrupt request is generated by the other sources if any of them is 1 since multiple interrupt sources are aggregated."

•Page 422 of 621, Figure 24.32 is corrected as follows:





Figure 24.32 LINj Interrupt Block Diagram (j = 0 to 3)

•Page 423 of 621, Figure 24.33 is corrected as follows:








Figure 26.1 Typical I/O Pin Block Diagram (i = 0 to 15; j = 0 to 7)

•Page 520 of 621, bit name "P14_1 to P14_3 Pull-Up Control Bit" in Figure 26.29 is corrected as follows: PU40: "P14_1 and P14_3 Pull-up Control Bit"



•Page 526 of 621, descriptions in Table 27.3 are corrected as follows:

Protection Type	Lock Bit Protection	ROM Code Protection	ID Code Protection
Protected	Erase, write	Read, write	Read, erase, write
operations			

(Deleted description "erase" from the ROM Code Protection column)

Protection	Setting the LBD bit in the	Erasing all blocks whose	Inputting a proper ID code
deactivated by	FMR register to 1 (lock bit	protect bits are set to 0	to the serial programmer
	protection disabled), or by		
	erasing the blocks whose		
	lock bits are set to 0 to		
	permanently deactivate the		
	protection		

(Deleted description "by using the serial programmer" from the ROM Code Protection column)

•Page 526 of 621, description "use the serial programmer to" in line 3 of 27.2.2 is deleted.

•Page 527 of 621, Figure 27.2 is corrected as follows:




Figure 27.2 Addresses for ID Code Stored

•Page 529 of 621, descriptions in Table 27.5 are corrected as follows:

Restriction on software	None	Do not execute either the program
commands		command or the block erase command
		for blocks where the rewrite control programs are written to
		Do not execute the enter read status register mode command
		Execute the enter read lock bit status mode command in RAM
		 Execute the enter read protect bit status mode command in RAM

Flash memory state	Reading the FMSR0 register by a	Reading the FMSR0 register by a
detection by	program	program
	 Executing the enter read status 	
	register mode command to read data	

•Pages 535 and 537 of 621, descriptions in Figures 27.12 and 27.13 are corrected as follows:





Figure 27.12 Read Timing



- •Page 555 of 621, description of Note 3 in Figure 28.2 is corrected as follows: "When this bit is set to 1, the module stops ongoing operations to enter its initial state. However, the registers are not initialized."
- •Page 555 of 621, description "This mode setting prevents data from being overwritten if a program goes out of control." is deleted from Note 5 of Figure 28.2.
- •Page 557 of 621, figure title "F2FI Register" for Figure 28.7 is corrected as follows: "E2FI Register"
- •Page 561 of 621, description for EERR bit setting in Figure 28.12 is corrected as follows: "EERR bit in the E2FS0 register is 0?"

•Page 574 of 621, descriptions in Figure 29.5 are corrected as follows:




Figure 29.5 Flash Memory CPU Rewrite Mode Timing

•Page 601 of 621, register name "Increment/decrement counting select register" in Table 30.1 is corrected as follows:

"Increment/decrement select register"

•Page 604 of 621, description of the third bullet point in 30.4.3 is corrected as follows:

"The interrupt input signals to pins $\overline{INT6}$ to $\overline{INT8}$ are also connected to bits INT6R to INT8R in registers IIO9IR to IIO11IR. Therefore, these input signals, when assigned to the intelligent I/O, can be used as a source for exiting wait mode or stop mode. Note that these signals are enabled only on the falling edge and not affected by the following bit settings: bits POL and LVS in the INTIIC register (i = 0 to 8), IFSR0i bit (i = 0 to 5) in the IFSR0 register, and the IFSR1j bit (j = i - 6; i = 6 to 8) in the IFSR1 register." •Page 609 of 621, description in 30.7.1 is corrected as follows:

"When a low signal is applied to the NMI pin with the following bit settings, pins TA1OUT, TA2OUT, and TA4OUT become high-impedance: the PM24 bit in the PM2 register is 1 (NMI enabled), the SDE bit in the IOBC register is 1 (shutdown enabled), the INV02 bit in the INVC0 register is 1 (three-phase motor control timers used), and the INV03 bit is 1 (three-phase motor control timer output enabled)."

•Page 609 of 621, descriptions in 30.7.2 are corrected as follows:

"Do not write to the TAi1 register (i = 1, 2, 4) before and after timer B2 underflows. Before writing to the TAi1 register, read the TB2 register to verify that sufficient time remains until timer B2 underflows. Then, immediately write to the TAi1 register so no interrupt handling is performed during this write procedure. If the TB2 register indicates little time remains until the underflow, write to the TAi1 register after timer B2 underflows."

•Page 610 of 621, description of the fourth dash in 30.8.2.1 is replaced as follows:

"- The TE bit in the UiC1 register is set to 1 (transmission enabled).

- The RE bit in the UiC1 register is set to 1 (reception enabled). This bit setting is not required in transmit operation only.

- The TI bit in the UiC1 register is set to 0 (data held in the UiTB register)."

Page 612 of 621, register name in the ninth bullet point of 30.9.2 is corrected as follows:
 "External triggers cannot be used in DMAC operating mode. When the DMAC is configured to transfer converted results, do not read the AD00 register by a program."

