Date: Mar. 20, 2013

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan Renesas Electronics Corporation

Product Category	MPU & MCU		Document No.	TN-16C-A230A/E	Rev.	1.00
Title	Errata to R32C/117 Group, R32C/118 Group, R32C/117A Group, R32C/118A Group, R32C/120 Group, R32C/121 Group, R32C/142 Group, R32C/145 Group, R32C/160 Group, R32C/161 Group User's Manuals Regarding CAN Module		Information Category	Technical Notification		
Applicable Product	R32C/117 Group, R32C/118 Group R32C/117A Group, R32C/118A Group R32C/120 Group, R32C/121 Group R32C/142 Group, R32C/145 Group R32C/160 Group, R32C/161 Group	Lot No.	Reference Document	User's Manuals: Hardware of Applicable Products		

This document describes corrections to the chapter "CAN module" in the User's Manuals: Hardware of the above groups.

The corrections are indicated in red in the list below.

Page and section numbers are based on the R32C/121 Group. Refer to the table on the last page for the corresponding pages and chapters in other groups.

•Page 459 of 608

The description in 25.1.20.8 BLIF Bit is corrected as follows:

Before correction

The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit becomes 1, 32 consecutive dominant bits are detected again under either of the following conditions:

- After this bit is set to 0 from 1, recessive bits are detected.
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode or CAN halt mode and then enters CAN operation mode again.

Corrections


The BLIF bit becomes 1 if 32 consecutive dominant bits are detected on the CAN bus while the CAN module is in CAN operation mode.

After the BLIF bit becomes 1, bus lock can be detected again after either of the following conditions is satisfied:

- After this bit is set to 0 from 1, recessive bits are detected (bus lock is resolved).
- After this bit is set to 0 from 1, the CAN module enters CAN reset mode and then enters CAN operation mode again (internal reset).

•Page 468 of 608 Note 3 is added to Figure 25.34 as follows:

Before correction




CANM, SLPM, BOM, and RBOC: Bits in the CiCTLR register

Notes:

- 1. The transition timing from the bus-off state to CAN halt mode depends on the setting of the BOM bit.
 - When the BOM bit is 01b, the state transition timing is immediately after entering the bus-off state.
 - When the BOM bit is 10b, the state transition timing is at the end of the bus-off state.
 - When the BOM bit is 11b, the state transition timing is at the setting of the CANM bit to 10b (CAN halt mode).
- 2. Write only to the SLPM bit to exit/set CAN sleep mode.

Figure 25.34 Transition between CAN Operating Modes (i = 0, 1)

Corrections



CANM, SLPM, BOM, and RBOC: Bits in the CiCTLR register

Notes:

- 1. The transition timing from the bus-off state to CAN halt mode depends on the setting of the BOM bit.
 - When the BOM bit is 01b, the state transition timing is immediately after entering the bus-off state.
 - When the BOM bit is 10b, the state transition timing is at the end of the bus-off state.
 - When the BOM bit is 11b, the state transition timing is at the setting of the CANM bit to 10b (CAN halt mode).
- 2. Write only to the SLPM bit to exit/set CAN sleep mode.
- 3. The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.

Figure 25.34 Transition between CAN Operating Modes (i = 0, 1)

•Page 470 of 608
Table 25.9 is corrected as follows:

Before correction

Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-off
CAN reset	CAN module enters CAN reset	CAN module enters CAN reset	CAN module enters CAN reset
mode	mode without waiting for the end	mode after waiting for the end of	mode without waiting for the end
	of message reception	message transmission (1, 4)	of bus-off recovery
CAN halt	CAN module enters CAN halt	CAN module enters CAN halt	- When the BOM bit is 00b
mode	ı	mode after waiting for the end of	A halt request from a program
	message reception (2, 3)	message transmission (1, 4)	will be acknowledged only
			after bus-off recovery
			- When the BOM bit is 01b
			CAN module automatically
			enters CAN halt mode without
			waiting for the end of bus-off
			recovery (regardless of a halt
			request from a program)
			- When the BOM bit is 10b
			CAN module automatically
			enters CAN halt mode after
			waiting for the end of bus-off
			recovery (regardless of a halt
			request from a program)
			- When the BOM bit is 11b
			CAN module enters CAN halt
			mode (without waiting for the
			end of bus-off recovery) if a
			halt is requested by a program
			during bus-off

BOM bit: Bit in the CiCTLR register (i = 0, 1)

Notes:

- 1. If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- 2. If the CAN bus is locked at the dominant level, the program can detect this state by monitoring the BLIF bit in the CiEIFR register.
- 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN mode transits to CAN halt mode.
- 4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN mode transits to the requested CAN mode.

Corrections

Table 25.9 Operation in CAN Reset Mode and CAN Halt Mode

Mode	Receiver	Transmitter	Bus-off
CAN reset	CAN module enters CAN reset	CAN module enters CAN reset	CAN module enters CAN reset
mode	mode without waiting for the end	mode after waiting for the end of	mode without waiting for the end
	of message reception	message transmission (1, 4)	of bus-off recovery
CAN halt	CAN module enters CAN halt	CAN module enters CAN halt	- When the BOM bit is 00b
mode		mode after waiting for the end of	A halt request from a program
	message reception (2, 3)	message transmission (1, 2, 4)	will be acknowledged only
			after bus-off recovery
			- When the BOM bit is 01b
			CAN module automatically
			enters CAN halt mode without
			waiting for the end of bus-off
			recovery (regardless of a halt
			request from a program)
			- When the BOM bit is 10b
			CAN module automatically enters CAN halt mode after
			waiting for the end of bus-off
			recovery (regardless of a halt
			request from a program)
			- When the BOM bit is 11b
			CAN module enters CAN halt
			mode (without waiting for the
			end of bus-off recovery) if a
			halt is requested by a program
			during bus-off

BOM bit: Bit in the CiCTLR register (i = 0, 1)

Notes:

- If several messages are requested to be transmitted, mode transition occurs after the completion of the first message transmission. When CAN reset mode is being requested during suspend transmission, mode transition occurs when the bus is idle, the next transmission ends, or the CAN module becomes a receiver.
- 2. If the CAN bus is locked in dominant state, the program can detect this state by monitoring the BLIF bit in the CiEIFR register. The CAN module does not enter CAN Halt mode while the CAN bus is locked in dominant state. Enter CAN reset mode instead.
- 3. If a CAN bus error occurs during reception after CAN halt mode is requested, the CAN module enters CAN halt mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.
- 4. If a CAN bus error or arbitration lost occurs during transmission after CAN reset mode or CAN halt mode is requested, the CAN module enters the requested operating mode. However, the CAN module does not enter CAN Halt mode when the CAN bus is locked in dominant state.

<Reference Documents>

Applicable Product	Manual and Document Number	Page Number, Figure/Title Number			
Applicable Floudci		BLIF Bit	Figure X.34	Table X.9	
R32C/117 Group	R32C/117 Group User's Manual: Hardware Rev.1.20 (R01UH0211EJ0120)	Page 449 25.1.20.8	Page 458 Figure 25.34	Page 460 Table 25.9	
R32C/118 Group	R32C/118 Group User's Manual: Hardware Rev.1.20 (R01UH0212EJ0120)	Page 463 25.1.20.8	Page 472 Figure 25.34	Page 474 Table 25.9	
R32C/117A Group	R32C/117A Group User's Manual: Hardware Rev.1.10 (R01UH0214EJ0110)	Page 460 26.1.20.8	Page 469 Figure 26.34	Page 471 Table 26.9	
R32C/118A Group	R32C/118A Group User's Manual: Hardware Rev.1.10 (R01UH0215EJ0110)	Page 474 26.1.20.8	Page 483 Figure 26.34	Page 485 Table 26.9	
R32C/120 Group	R32C/120 Group User's Manual: Hardware Rev.1.20 (R01UH0216EJ0120)	Page 444 25.1.20.8	Page 453 Figure 25.34	Page 455 Table 25.9	
R32C/121 Group	R32C/121 Group User's Manual: Hardware Rev.1.20 (R01UH0217EJ0120)	Page 459 25.1.20.8	Page 468 Figure 25.34	Page 470 Table 25.9	
R32C/142 Group R32C/145 Group	R32C/142 Group and 145 Group User's Manual: Hardware Rev.1.10 (R01UH0218EJ0110)	Page 483 25.1.20.8	Page 492 Figure 25.34	Page 494 Table 25.10	
R32C/160 Group	R32C/160 Group User's Manual: Hardware Rev.1.20 (R01UH0225EJ0120)	Page 433 24.1.20.8	Page 442 Figure 24.34	Page 444 Table 24.9	
R32C/161 Group	R32C/161 Group User's Manual: Hardware Rev.1.20 (R01UH0226EJ0120)	Page 447 24.1.20.8	Page 456 Figure 24.34	Page 458 Table 24.9	