

# RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-SH7-A788A/E	Rev.	1.00
Title	Corrections to the Usage Notes and Hardware Manual concerning output waveform control during synchronous counter clear operations in the MTU2 and MTU2S complementary PWM mode.		Information Category	Technical Notification		
Applicable Product	See below	Lot No.	Reference Document	See below		
		All				

This Technical Update corrects errors in the Usage Notes and Hardware Manual for the MTU2 and MTU2S circuits included in the applicable products listed below.

## Usage Notes

In complementary PWM mode, when output waveform control during synchronous counter clearing is enabled (WRE in the TWCR register set to 1), the following problems may occur when condition (1) or condition (2), below, is satisfied.

- Dead time for the PWM output pins may be too short (or nonexistent).
- Active-level output from the PWM negative-phase pins may occur outside the correct active-level output interval

Condition (1): When synchronous clearing occurs in the PWM output dead time interval within initial output suppression interval (10) (figure 1).

Condition (2): When synchronous clearing occurs within initial output suppression interval (10) or (11) and  $TGRB\_3 \leq TDDR$ ,  $TGRA\_4 \leq TDDR$ , or  $TGRB\_4 \leq TDDR$  is true (figure 2).




Figure 1 Condition (1) Synchronous Clearing Example




Figure 2 Condition (2) Synchronous Clearing Example

## Workaround

The following workaround can be used to avoid these problems.

When using synchronous clearing, make sure to set compare registers TGRB\_3, TGRA\_4, and TGRB\_4 to a value twice or more the setting of dead time data register TDDR.

**Corrections to Hardware Manual Errors**

This section corrects errors in the hardware manuals listed in the references (related documents) column. The following shows the correction for the SH7080 Series products, which is representative of the correction to these products.

The following correction applies to subsection 11.3.32, Timer Waveform Control Register (TWCR), in Section 11, Multifunction Timer Pulse Unit 1 (MTU2), in the SH7080 Group Hardware Manual.

Incorrect

Bit	Bit Name	Initial Value	R/W	Description
0	WRE	0	R/(W)	<p><u>Waveform Retain Enable</u></p> <p>Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.</p> <p><u>The output waveform is retained</u> only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation.</p> <p>For the Tb interval at the trough in complementary PWM mode, see figure 11.40.</p> <p>0: Outputs the initial value specified in TOCR</p> <p>1: <u>Retains the waveform output immediately before synchronous clearing</u></p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When 1 is written to WRE after reading WRE = 0</li> </ul>

Correct

Bit	Bit Name	Initial Value	R/W	Description
0	WRE	0	R/(W)	<p><u>Initial Output Suppression Enable</u></p> <p>Selects the waveform output when synchronous counter clearing occurs in complementary PWM mode.</p> <p><u>The initial output is suppressed</u> only when synchronous clearing occurs within the Tb interval at the trough in complementary PWM mode. When synchronous clearing occurs outside this interval, the initial value specified in TOCR is output regardless of the WRE bit setting. The initial value is also output when synchronous clearing occurs in the Tb interval at the trough immediately after TCNT_3 and TCNT_4 start operation.</p> <p>For the Tb interval at the trough in complementary PWM mode, see figure 11.40.</p> <p>0: Outputs the initial value specified in TOCR</p> <p>1: <u>Suppresses initial output</u></p> <p>[Setting condition]</p> <ul style="list-style-type: none"> <li>When 1 is written to WRE after reading WRE = 0</li> </ul>

[ Applicable Products and Reference Documents ]

Series	Group	Reference Document Title	Rev.	Document No.
<b>SH7080</b>	SH7083, SH7084, SH7085, SH7086	SH7080 Group Hardware Manual	4.00	REJ09B0181-0400
<b>SH7137</b>	SH7136, SH7137	SH7137 Group Hardware Manual	2.00	REJ09B0402-0200
<b>SH7146</b>	SH7146, SH7149	SH7146 Group Hardware Manual	3.00	REJ09B0229-0300
<b>SH7147</b>	SH7147	SH7147 Group Hardware Manual	3.00	REJ09B0230-0300
<b>SH7200</b>	SH7201	SH7201 Group Hardware Manual	2.00	REJ09B0321-0200
	SH7203	SH7203 Group Hardware Manual	3.00	REJ09B0313-0300
	SH7205	SH7205 Group Hardware Manual	2.00	REJ09B0372-0200
	SH7206	SH7206 Group Hardware Manual	3.00	REJ09B0191-0300
<b>SH7210</b>	SH7211	SH7211 Group Hardware Manual	3.00	REJ09B0344-0300
<b>SH7216</b>	SH7214, SH7216	SH7214 Group, SH7216 Group User's Manual: Hardware	2.00	REJ09B0543-0200
<b>SH7239</b>	SH7239, SH7237	SH7239 Group, SH7237 Group User's Manual: Hardware	1.00	R01UH0086EJ0100
<b>SH7243</b>	SH7243	SH7280 Group Hardware Manual	1.00	REJ09B0393-0100
<b>SH7260</b>	SH7261	SH7261 Group Hardware Manual	2.00	REJ09B0320-0200
	SH7262, SH7264	SH7262 Group SH7264 Group Hardware Manual	2.00	REJ09B0445-0200
	SH7263	SH7263 Group Hardware Manual	3.00	REJ09B0290-0300
	SH7265	SH7265 Group Hardware Manual	2.00	REJ09B0351-0200
<b>SH7280</b>	SH7285, SH7286	SH7280 Group Hardware Manual	1.00	REJ09B0393-0100
<b>SH/Tiny</b>	SH7124, SH7125	SH7125 Group SH7124 Group Hardware Manual	5.00	REJ09B0243-0500