To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Date: Dec.14.2004

RENESAS TECHNICAL UPD

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
RenesasTechnology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A293A/E	Rev.	1.0
Title	Corrections of the Flash Memory Programming Procedure Flowchart (0.18-µm F-ZTAT version)		Information Category	Technical Notification		
Applicable Product	HD64F2378 HD64F2378R	Lot No. All lots	Reference Document	H8S/2378, H8S/2378R Group Hardware Manual (REJ09B0109-0400O Rev.4.00)		

Thank you for your consistent patronage of Renesas semiconductor products.

We would like to inform you of the following corrections of the flash memory programming procedure flowchart (0.18-µm F-ZTAT version) in the H8S/2378 Group and H8S/2378R Group Hardware Manual.

1. Correction of FPFR determination value in figure 21.11, Programming Procedure (page 873 of 1088)

[Before change]



[After change]



2. Addition of the FPFR definition processing in figure 21.11, Programming Procedure (page 873 of 1088)

[Before change]



[After change]



(c) 2004. Renesas Technology Corp., All rights reserved.

3. Correction of the subroutine call program in 15. Execution of Programming Finished Processing (page 878 of 1088)

[Before change]

```
MOV.L   #F0F0F0F0,ER0:
MOV.L   #0F0F0F0,ER2:
```

[After change]

```
MOV.L   #F0F0F0F0,ER0:
MOV.L   #0F0F0F0F,ER1:
```

4. Addition of the description of the FPFR determination (page 878 of 1088)

[Before change]

16. After programming finishes, clear FKEY and specify software protection.
    If this LSI is restarted by a power-on reset immediately after user MAT programming has finished, secure a reset period (period of RES = 0) that is at least as long as normal 100 µs.

[After change]

16. The return value in the programming program, FPFR (general register R0L) is determined.
17. After programming finishes, clear FKEY and specify software protection.
    If this LSI is restarted by a power-on reset immediately after user MAT programming has finished, secure a reset period (period of RES = 0) that is at least as long as normal 100 µs.

5. Addition of the FPFR determination processing in Figure 21.13, Procedure for Programming User MAT in User Boot Mode (page 882 of 1088)

[Before change]



[After change]