This document describes corrections to descriptions in the “CAN Module” section of User’s Manual: Hardware of the applicable products mentioned above.

1. Mailbox Register j (MBj) (j = 0 to 31)
   Note 1 of the data byte 0 to 7 (DATA0 to DATA7) of the Mailbox register j (MBj) (j = 0 to 31) is changed as indicated below.

   [False] Note1. If the mailbox has received a message with n bytes less than 8 bytes, the values of DATA0 to DATA7 in the mailbox are undefined.
   [Correct] Note1. If the mailbox has received a message with n bytes less than 8 bytes, the values of DATAn to DATA7 in the mailbox are undefined.

2. Transmit FIFO Control Register (TFCR)
   (Not applicable to RX62N group, RX621 group, RX62G group and RX62T group)
   Seventh and eighth lines of the description of the TFE bit (transmit FIFO enable bit) of the transmit FIFO control register (TFCR) are changed as indicated below.

   [False] Before setting the TFE bit to 1 again, ensure that the TFEST bit has been set to 1. After setting the TFE bit to 1, write transmit data into MB23.
   [Correct] Before setting the TFE bit to 1 again, ensure that the TFEST bit has been set to 1. After setting the TFE bit to 1, write transmit data into MB24.