Date: Jul. 7, 2023

# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-SY*-A0075A/E	Rev.	1.00	
Title	Correction for "Serial Peripheral Interface (SPI)" in Synergy S124/S128/S1JA User's Manual		Information Category	Technical Notification		
		Lot No.		-Renesas S124 Group User's M Hardware		
Applicable Product	Synergy S124/S128/S1JA Group	All lots	Reference Document	R01UM0003EU0130 -Renesas S128 Group Hardware R01UM0005EU0110 -Renesas S1JA Group Hardware R01UM0008EU0140	User's M Rev.1.10 User's M	anual: 0 anual:

The errata in the Cha	pter of "Serial P	eripheral Interface	(SPI	)" are corrected.
-----------------------	-------------------	---------------------	------	-------------------

The details are shown from the next page.

#### RENESAS TECHNICAL UPDATE TN-SY\*-A0075A/E

Group: S124

# **Chapter 30. Serial Peripheral Interface (SPI)**

Before)

**Page 771** 

Table 28.1 SPI specifications (1 of 2)

Parameter	Description <sup>₄</sup>
Number of channels	Two channels⊬
SPI transfer functions	MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)
Data format	<ul> <li>MSB-first or LSB-first selectable</li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits</li> <li>32-bit transmit and receive buffers.</li> </ul>
Bit rate	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096<sup>-/-</sup></li> <li>In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (maximum RSPCK-frequency is PCLKB divided by 4).<sup>-/-</sup></li> <li>Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cycles<sup>-/-</sup></li> </ul>

## **Page 788**

a Table 28.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)

ત ત Modeત	ଧ୍ୟ Slave (SPI operation)ଥ	Single-master (SPI operation)ਦ	ਦ Multi-master (SPI operation)ਦ	Slave (clock synchronous operation)⋳	Master (clock synchronous operation)
SSL polarity change function⊲	Supported↩	Supported	Supported	<del>_</del>	<b>→</b>
Transfer rate	Up to PCLKB/4←	Up to PCLKB/2←	Up to PCLKB/2←	Up to PCLKB/4←	Up to PCLKB/2←

#### Date: Jul. 7, 2023

#### After)

#### The "Bit rate" in slave mode is corrected as below in Table 28.1.

Table 28.1 SPI specifications (1 of 2)

Parameter	Description←
Number of channels	Two channels⊬
SPI transfer functions	MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only Switching of RSPCK polarity Switching of RSPCK phase.
Data format	<ul> <li>MSB-first or LSB-first selectable</li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits</li> <li>32-bit transmit and receive buffers.</li> </ul>
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096     In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (maximum RSPCK← frequency is PCLKB divided by 6),←     Width at high level: 8 PCLKB cycles; width at low level: 9 PCLKB cycles

## The "Max transfer rate" in slave mode is corrected as below in Table 28.4.

Table 28.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)

← ← <b>Mode</b> ←	୍ Slave (SPI operation)୍⊣	<b>੫</b> Single-master (SPI operation) <b>੫</b>	← Multi-master (SPI operation)←	Slave (clock synchronous operation)	Master (clock synchronous operation)
SSL polarity change function∈	Supported↩	Supported	Supported	<b>→</b>	<del>_</del>
Transfer rate	Up to PCLKB/6←	Up to PCLKB/2↩	Up to PCLKB/2←	Up to PCLKB/6	Up to PCLKB/2←

#### RENESAS TECHNICAL UPDATE TN-SY\*-A0075A/E

Group: S128

# **Chapter 30. Serial Peripheral Interface (SPI)**

Before)

**Page 870** 

Table 31.1 SPI specifications (1 of 2)

Parameter	Description⊬
Number of channels	Two channels-
SPI transfer functions	MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)     Transmit-only operation available     Communication mode selectable to full-duplex or transmit-only     Switching of RSPCK polarity     Switching of RSPCK phase.
Data format	<ul> <li>MSB-first or LSB-first selectable <sup>□</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits <sup>□</sup></li> <li>32-bit transmit and receive buffers. <sup>□</sup></li> </ul>
Bit rate	<ul> <li>In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096.</li> <li>In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (maximum RSPCKet frequency is PCLKB divided by 4).</li> <li>Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cyclese</li> </ul>

#### **Page 887**

,Table 31.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)⊬

ત ભ <b>Mode</b> લ	୍ Slave (SPI operation)ଧ	⊬ Single-master (SPI operation)⊬	← Multi-master (SPI operation)	Slave (clock synchronous operation)	Master (clock synchronous operation)⊢
SSL polarity change function	Supported⋳	Supported⋳	Supported⋳	<del>_</del>	<b>-</b> ←
Transfer rate	Up to PCLKB/4←	Up to PCLKB/2↩	Up to PCLKB/2↩	Up to PCLKB/4	Up to PCLKB/2←

Date: Jul. 7, 2023

#### After)

#### The "Bit rate" in slave mode is corrected as below in Table 31.1.

Table 31.1 SPI specifications (1 of 2)

Parameter	Description←
Number of channels	Two channels⊬
SPI transfer functions	MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals enable serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)     Transmit-only operation available     Communication mode selectable to full-duplex or transmit-only     Switching of RSPCK polarity     Switching of RSPCK phase.
Data format	<ul> <li>MSB-first or LSB-first selectable </li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits </li> <li>32-bit transmit and receive buffers. </li> </ul>
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB, programmable from divide-by-2 to divide-by-4,096 In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (maximum RSPCK← frequency is PCLKB divided by 6) Width at high level: 2 PCLKB cycles; width at low level: 2 PCLKB cycles←

#### The "Max transfer rate" in slave mode is corrected as below in Table 31.4.

Table 31.4 Relationship between SPI modes and SPCR settings and description of each mode (2 of 2)⊍

<del>7</del>	← Slave (SPI	← Single-master	← Multi-master (SPI	Slave (clock synchronous	Master (clock synchronous
Mode⊲	operation)	(SPI operation)	operation)⊱	operation)	operation)⊬
SSL polarity change function	Supported⊲	Supported⊲	Supported⊎	<b>→</b>	<b>-</b> ←
Transfer rate	Up to PCLKB/6←	Up to PCLKB/2←	Up to PCLKB/2←	Up to PCLKB/6	Up to PCLKB/2←

#### RENESAS TECHNICAL UPDATE TN-SY\*-A0075A/E

**Group: S1JA** 

# **Chapter 30. Serial Peripheral Interface (SPI)**

Before)

Page 830

Table 30.1 SPI specifications (1 of 2)

Parameter	Specifications⊬
Number of channels	Two channels⊬
SPI transfer functions	Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only Switching of RSPCK polarity Switching of RSPCK phase.
Data format	<ul> <li>MSB-first or LSB-first selectable<sup>⊥</sup></li> <li>Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits<sup>⊥</sup></li> <li>32-bit transmit and receive buffers, <sup>⊥</sup></li> </ul>
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096) In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (the maximum RSPCK← frequency is that of PCLKB divided by 4 width at high level: 2 PCLKB cycles Width at low level: 2 PCLKB cycles.  Width at low level: 2 PCLKB cycles.  In master mode, the on-chip baud rate generates RSPCK by frequency-dividing PCLKB (the maximum RSPCK← frequency-d

#### **Page 847**

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)

e Mode∈	ਦ ⊍ Slaveਦ (SPI operation)∈	ਦ ਦ Single-master (SPI operation)ਦ	ਦ ਦ Multi-master (SPI operation)ਦ	Slave (clock← synchronous operation)←	Master (clock synchronous operation)↩
SSLn0 signal	Input↩	Output↩	Input←	Hi-Z*¹₽	Hi-Z*¹₄
SSLn1 to SSLn3 signals⊲	Hi-Z*¹₄	Output∉	Output/Hi-Z⊲	Hi-Z*¹₄	Hi-Z*1₄
SSL polarity change function	Supported₽	Supported₽	Supported↩	<b>-</b> ←	<b>-</b> ←
Transfer rate	Up to PCLKB/4	Up to PCLKB/2←	Up to PCLKB/2←	Up to PCLKB/4←	Up to PCLKB/2↩

After)

#### The "Bit rate" in slave mode is corrected as below in Table 30.1.

Table 30.1 SPI specifications (1 of 2)

Date: Jul. 7, 2023

Parameter	Specifications←				
Number of channels	Two channels⊬				
SPI transfer functions	Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only Switching of RSPCK polarity Switching of RSPCK phase.				
Data format	MSB-first or LSB-first selectable     Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits     32-bit transmit and receive buffers.				
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096) In slave mode, the minimum PCLKB clock divided by a can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by b width at high level: 3 PCLKB cycles Width at low level: 3 PCLKB cycles.  Width at low level: 3 PCLKB cycles.  In master mode, the on-chip baud rate generates RSPCK by frequency-dividing PCLKB cycles.  In master mode, the on-chip baud rate generates RSPCK by frequency-dividing PCLKB (the division ratio ratio rate generates RSPCK by frequency-dividing PCLKB cycles.  In slave mode, the on-chip baud rate generates RSPCK by frequency-dividing PCLKB (the division ratio ratio ratio rate generates RSPCK by frequency-dividing PCLKB (the division ratio ratio rate).  In slave mode, the on-chip baud rate generates RSPCK by frequency-dividing PCLKB (the division ratio ratio rate).  In slave mode, the minimum RSPCK frequency rate and rate generates RSPCK by frequency-dividing PCLKB cycles.				

#### The "Max transfer rate" in slave mode is corrected as below in Table 30.4.

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)

્ય ્ય Mode્ય	ਦ ਦ Slaveਦ (SPI operation)ਦ	ਦ ਦ Single-master (SPI operation)ਦ	ਦ ਦ Multi-master (SPI operation)ਦ	Slave (clock← synchronous operation)←	Master (clock synchronous operation)⊢
SSLn0 signal⊬	Input↩	Output↩	Input↩	Hi-Z*¹₽	Hi-Z*¹₄
SSLn1 to SSLn3 signals∉	Hi-Z*14	Output∈	Output/Hi-Z	Hi-Z*¹₄	Hi-Z* <sup>1</sup> ∂
SSL polarity change function	Supported	Supported↩	Supported∈	-4	— <i>←</i>
Transfer rate	Up to PCLKB/6€	Up to PCLKB/2€	Up to PCLKB/2←	Up to PCLKB/6←	Up to PCLKB/2←