

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RA*-A0086A/E	Rev.	1.00
Title	Correction for “Serial Peripheral Interface (SPI)” in RA2A1 User’s Manual		Information Category	Technical Notification		
Applicable Product	RA Family RA2A1 Group	Lot No.	Reference Document	-Renesas RA2A1 Group User’s Manual: Hardware R01UH0888EJ0100 Rev.1.00		
		All lots				

The errata in the Chapter of “Serial Peripheral Interface (SPI)” are corrected.

The details are shown from the next page.

Group: RA2A1

Chapter 30. Serial Peripheral Interface (SPI)

Before)

Page 829

Table 30.1 SPI specifications (1 of 2)^{c)}

Parameter	Specifications ^{c)}
Number of channels	Two channels ^{c)}
SPI transfer functions	<ul style="list-style-type: none"> Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)^{c)} Transmit-only operation available^{c)} Communication mode selectable to full-duplex or transmit-only^{c)} Switching of RSPCK polarity^{c)} Switching of RSPCK phase^{c)}
Data format	<ul style="list-style-type: none"> MSB-first or LSB-first selectable^{c)} Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits^{c)} 32-bit transmit and receive buffers.^{c)}
Bit rate	<ul style="list-style-type: none"> In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096)^{c)} In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by 4) Width at high level: 2 PCLKB cycles Width at low level: 2 PCLKB cycles.^{c)}

Page 846

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)^{c)}

Mode ^{c)}	Slave ^{c)} (SPI operation) ^{c)}	Single-master ^{c)} (SPI operation) ^{c)}	Multi-master ^{c)} (SPI operation) ^{c)}	Slave (clock synchronous operation) ^{c)}	Master (clock synchronous operation) ^{c)}
SSLn0 signal ^{c)}	Input ^{c)}	Output ^{c)}	Input ^{c)}	Hi-Z ^{*1,c)}	Hi-Z ^{*1,c)}
SSLn1 to SSLn3 signals ^{c)}	Hi-Z ^{*1,c)}	Output ^{c)}	Output/Hi-Z ^{c)}	Hi-Z ^{*1,c)}	Hi-Z ^{*1,c)}
SSL polarity change function ^{c)}	Supported ^{c)}	Supported ^{c)}	Supported ^{c)}	— ^{c)}	— ^{c)}
Transfer rate ^{c)}	Up to PCLKB/4 ^{c)}	Up to PCLKB/2 ^{c)}	Up to PCLKB/2 ^{c)}	Up to PCLKB/4 ^{c)}	Up to PCLKB/2 ^{c)}

After)

The “Bit rate” in slave mode is corrected as below in Table 30.1.

Table 30.1 SPI specifications (1 of 2)^{c)}

Parameter	Specifications ^{c)}
Number of channels	Two channels ^{c)}
SPI transfer functions	<ul style="list-style-type: none"> Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method)^{c)} Transmit-only operation available^{c)} Communication mode selectable to full-duplex or transmit-only^{c)} Switching of RSPCK polarity^{c)} Switching of RSPCK phase^{c)}
Data format	<ul style="list-style-type: none"> MSB-first or LSB-first selectable^{c)} Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits^{c)} 32-bit transmit and receive buffers.^{c)}
Bit rate	<ul style="list-style-type: none"> In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096)^{c)} In slave mode, the minimum PCLKB clock divided by 6 can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by 6) Width at high level: 3 PCLKB cycles Width at low level: 3 PCLKB cycles.^{c)}

The “Max transfer rate” in slave mode is corrected as below in Table 30.4.

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)^{c)}

Mode ^{c)}	Slave ^{c)} (SPI operation) ^{c)}	Single-master ^{c)} (SPI operation) ^{c)}	Multi-master ^{c)} (SPI operation) ^{c)}	Slave (clock synchronous operation) ^{c)}	Master (clock synchronous operation) ^{c)}
SSLn0 signal ^{c)}	Input ^{c)}	Output ^{c)}	Input ^{c)}	Hi-Z ^{*1,c)}	Hi-Z ^{*1,c)}
SSLn1 to SSLn3 signals ^{c)}	Hi-Z ^{*1,c)}	Output ^{c)}	Output/Hi-Z ^{c)}	Hi-Z ^{*1,c)}	Hi-Z ^{*1,c)}
SSL polarity change function ^{c)}	Supported ^{c)}	Supported ^{c)}	Supported ^{c)}	— ^{c)}	— ^{c)}
Transfer rate ^{c)}	Up to PCLKB/6 ^{c)}	Up to PCLKB/2 ^{c)}	Up to PCLKB/2 ^{c)}	Up to PCLKB/6 ^{c)}	Up to PCLKB/2 ^{c)}