Date: Jul. 6, 2023

RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RA*-A0086A/E	Rev.	1.00
Title	Correction for "Serial Peripheral Interface (SPI)" in RA2A1 User's Manual		Information Category	Technical Notification		
Applicable Product	RA Family RA2A1 Group	Lot No.	Reference	-Renesas RA2A1 Group User's Manual: Hardware R01UH0888EJ0100 Rev.1.00		
		All lots	Document			

The errata in the Chapter of "Serial Peripheral Interface	(SPI)	" are corrected.
-----------------------------------------------------------	-------	------------------

The details are shown from the next page.

Chapter 30. Serial Peripheral Interface (SPI)

Before)

Page 829

Table 30.1 SPI specifications (1 of 2)

Parameter	Specifications⊲			
Number of channels	Two channels⊦			
SPI transfer functions	Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) Transmit-only operation available Communication mode selectable to full-duplex or transmit-only Switching of RSPCK polarity Switching of RSPCK phase, Switching of RSPCK phase,			
Data format	MSB-first or LSB-first selectable Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits 32-bit transmit and receive buffers.			
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096) In slave mode, the minimum PCLKB clock divided by 4 can be input as RSPCK (the maximum RSPCK frequency is that of PCLKB divided by 4) Width at high level: 2 PCLKB cycles Width at low level: 2 PCLKB cycles. ■ Width at low level: 2 PCLKB cycles. ■ Comparison of the property of the division of the property of the proper			

Page 846

|Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)

ر ب Mode⊍	ਦ ਦ Slaveਦ (SPI operation)ਦ	ਦ <mark>ਦ Single-master</mark> (SPI operation)ਦ	ਦ ਦ Multi-master (SPI operation)ਦ	Slave (clock← synchronous operation)←	Master (clock synchronous operation)
SSLn0 signal	Input↩	Output⊲	Input⊲	Hi-Z*¹∂	Hi-Z*¹⊲
SSLn1 to SSLn3 signals⊲	Hi-Z*¹⊲	Outputċ	Output/Hi-Z	Hi-Z*¹₽	Hi-Z*¹₽
SSL polarity change function	Supported⊲	Supported댇	Supported⊲	→	— <u></u>
Transfer rate⊲	Up to PCLKB/4	Up to PCLKB/2₽	Up to PCLKB/2₽	Up to PCLKB/4←	Up to PCLKB/2⊲

Date: Jul. 6, 2023

After)

The "Bit rate" in slave mode is corrected as below in Table 30.1.

Table 30.1 SPI specifications (1 of 2)

Parameter	Specifications⊲			
Number of channels	Two channels ²² • Use of MOSI (master out/slave in), MISO (master in/slave out), SSL (slave select), and RSPCK (SPI clock) signals allows serial communications through SPI operation (4-wire method) or clock synchronous operation (3-wire method) ²² • Transmit-only operation available ²³ • Communication mode selectable to full-duplex or transmit-only ²⁴ • Switching of RSPCK polarity ²⁴ • Switching of RSPCK phase. ²⁴			
SPI transfer functions				
Data format	MSB-first or LSB-first selectable Transfer bit length selectable as 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits 32-bit transmit and receive buffers.			
Bit rate	In master mode, the on-chip baud rate generator generates RSPCK by frequency-dividing PCLKB (the division ratio ranges from divided by 2 to divided by 4096) In slave mode, the minimum PCLKB clock divided by 5 can be input as RSPCK (the maximum RSPCK-frequency is that of PCLKB divided by 5) Width at high level: 3 PCLKB cycles Width at low level: 3 PCLKB cycles.			

The "Max transfer rate" in slave mode is corrected as below in Table 30.4.

Table 30.4 Relationship between SPCR settings and SPI modes (2 of 2)

ਦ ਦ ਦ Modeਦ	ਦ ⊍ Slaveਦ (SPI operation)∈ਂ	ਦ <mark>← Single-master</mark> (SPI operation)ਦ	ਦ ਦ Multi-master (SPI operation)ਦ	Slave (clock← synchronous operation)←	Master (clock synchronous operation)⊲
SSLn0 signal	Input↩	Output↩	Input←	Hi-Z*¹₽	Hi-Z*¹⋴
SSLn1 to SSLn3 signals⊲	Hi-Z*¹₄	Output⊲	Output/Hi-Z⊲	Hi-Z*¹∉	Hi-Z*1 _€
SSL polarity change function⊲	Supported	Supported댇	Supported⊲	→	—< ³
Transfer rate⊲	Up to PCLKB/6	Up to PCLKB/2₽	Up to PCLKB/2₽	Up to PCLKB/6	Up to PCLKB/2⊲