

# RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan  
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0111A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RL78/L1A Descriptions in the User's Manual: Hardware Rev. 1.11 Changed		Information Category	Technical Notification		
Applicable Product	RL78/L1A Group	Lot No.	Reference Document	RL78/L1A User's Manual: Hardware Rev. 1.11 R01UH0636EJ0111 (Nov. 2022)		
		All lots				

This document describes misstatements found in the RL78/L1A User's Manual: Hardware Rev. 1.10 (R01UH0636EJ0111).

## Corrections

Applicable Item	Applicable Page	Contents
8.3.4 Real-time clock control register 1 (RTCC1)	Page 311	Incorrect descriptions revised
Figure 8 - 22 Procedure for Reading Real-time Clock 2	Page 325	Incorrect descriptions revised
Figure 8 - 23 Procedure for Writing Real-time Clock 2	Page 326	Incorrect descriptions revised
35.3.2 Supply current characteristics	Page 988 to Page 991	Incorrect descriptions revised

## Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.

Corrections in the User's Manual: Hardware

No.	Corrections and Applicable Items			Pages in this document for corrections
	Document No.	English	R01UH0636EJ0111	
1	8.3.4 Real-time clock control register 1 (RTCC1)		Page 311	Page 3
2	Figure 8 - 22 Procedure for Reading Real-time Clock 2		Page 325	Page 4
3	Figure 8 - 23 Procedure for Writing Real-time Clock 2		Page 326	Page 4
4	35.3.2 Supply current characteristics		Page 988 to Page 991	Page 5 to Page 7

Incorrect: Bold with underline; Correct: Gray hatched

**Revision History**

RL78/L1A Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0111A/E	Jan. 19, 2023	First edition issued Corrections No.1 to No.4 revised (this document)

1. **8.3.4 Real-time clock control register 1 (RTCC1) (p.311)**

Incorrect:

Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value.

This status flag indicates whether the setting of the RWAIT bit is valid.  
 Before reading or writing the counter value, confirm that the value of this flag is 1.  
 Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value.

This bit controls the operation of the counter.  
 Be sure to write "1" to it to read or write the counter value.  
 As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.  
 When RWAIT = 1, it takes up to 1 clock (f<sub>RTC</sub>) until the counter value can be read or written (RWST = 1) <sup>Notes 1, 2</sup>.  
 When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.  
 However, when it wrote a value to second count register, it will not keep the overflow event.

Correct:

Figure 8 - 8 Format of Real-time clock control register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value.

This status flag indicates whether the setting of the RWAIT bit is valid.  
 Before reading or writing the counter value, confirm that the value of this flag is 1.  
 Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value.

This bit controls the operation of the counter.  
 Be sure to write "1" to it to read or write the counter value.  
 As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.  
 When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).  
 Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.  
 When RWAIT = 1, it takes up to 1 clock (f<sub>RTC</sub>) until the counter value can be read or written (RWST = 1) <sup>Notes 1, 2</sup>.  
 When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.  
 However, when it wrote a value to second count register, it will not keep the overflow event.

## 2. Figure 8 - 22 Procedure for Reading Real-time Clock 2 (p.325)

### Incorrect:

**Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.

**Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.

**Caution** Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

## 3. Figure 8 - 23 Procedure for Writing Real-time Clock 2 (p.326)

### Incorrect:

**Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.

**Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.

**Caution 1.** Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

**Caution 2.** When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be written.

### Correct:

**Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.

**Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.

**Caution** Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

### Correct:

**Note 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.

**Note 2.** Be sure to confirm that RWST = 0 before setting STOP mode.

**Caution 1.** Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

**Caution 2.** When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.

4. 35.3.2 Supply current characteristics (p.988 to p.991)

Incorrect:

35.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V, VSS = 0 V) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 3.6 V		1.7		mA
						V <sub>DD</sub> = 3.0 V		1.7		
		Normal operation	V <sub>DD</sub> = 3.6 V		3.6	6.1				
			V <sub>DD</sub> = 3.0 V		3.6	6.1				
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> TA = +85°C	Normal operation	Square wave input		4.7	12.0		
					Resonator connection		5.2	12.0		

- Note 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, or V<sub>SS</sub>. ~~The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.~~
- Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (ultra-low power consumption oscillation). ~~However, not including the current flowing into the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and watchdog timer.~~
- Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 24 MHz  
 2.4 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 16 MHz  
 LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 8 MHz

- Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** f<sub>IH</sub>: Frequency when the high-speed on-chip oscillator (24 MHz max.)
- Remark 3.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4.** Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Correct:

35.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V, VSS = 0 V) (1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 3.6 V		1.7		mA
						V <sub>DD</sub> = 3.0 V		1.7		
		Normal operation	V <sub>DD</sub> = 3.6 V		3.6	6.1				
			V <sub>DD</sub> = 3.0 V		3.6	6.1				
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> TA = +85°C	Normal operation	Square wave input		4.7	12.0		
					Resonator connection		5.2	12.0		

- Note 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, or V<sub>SS</sub>. The following points apply in the HS (high-speed main) and LS (low-speed main) modes.
- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
  - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
- In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
- Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (ultra-low power consumption oscillation).
- Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
 HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 24 MHz  
 2.4 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 16 MHz  
 LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 3.6 V@1 MHz to 8 MHz

- Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2.** f<sub>IH</sub>: Frequency when the high-speed on-chip oscillator (24 MHz max.)
- Remark 3.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 4.** Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(TA = -40 to +85°C, 1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V, VSS = 0 V) (2/2)

(TA = -40 to +85°C, 1.8 V ≤ AVDD ≤ VDD ≤ 3.6 V, VSS = 0 V) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Supply current Note 1	I <sub>DD2</sub> Note 2	HALT mode	HS (high-speed main) mode <b>Note Z</b>	f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.6 V	0.42	1.83	mA
					V <sub>DD</sub> = 3.0 V	0.42	1.83	
				f <sub>IH</sub> = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V	0.39	1.38	
				V <sub>DD</sub> = 3.0 V	0.39	1.38		
			LS (low-speed main) mode <b>Note Z</b>	f <sub>IH</sub> = 8 MHz Note 4	V <sub>DD</sub> = 3.0 V	0.25	0.71	mA
					V <sub>DD</sub> = 2.0 V	0.25	0.71	
		HS (high-speed main) mode <b>Note Z</b>	f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.6 V	Square wave input	0.26	1.55	mA	
				Resonator connection	0.4	1.68		
			f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.25	1.55	mA	
				Resonator connection	0.4	1.68		
			f <sub>MX</sub> = 16 MHz Note 3, V <sub>DD</sub> = 3.6 V	Square wave input	0.23	1.22	mA	
				Resonator connection	0.36	1.39		
			f <sub>MX</sub> = 16 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.22	1.22	mA	
				Resonator connection	0.35	1.39		
			f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.18	0.82	mA	
				Resonator connection	0.28	0.90		
		f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 2.0 V	Square wave input	0.18	0.81	mA		
			Resonator connection	0.28	0.89			
LS (low-speed main) mode <b>Note Z</b>	f <sub>MX</sub> = 8 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.09	0.51	mA			
		Resonator connection	0.15	0.56				
	f <sub>MX</sub> = 8 MHz Note 3, V <sub>DD</sub> = 2.0 V	Square wave input	0.10	0.52	mA			
		Resonator connection	0.15	0.57				

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Supply current Note 1	I <sub>DD2</sub> Note 2	HALT mode	HS (high-speed main) mode <b>Note 6</b>	f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.6 V	0.42	1.83	mA
					V <sub>DD</sub> = 3.0 V	0.42	1.83	
				f <sub>IH</sub> = 16 MHz Note 4	V <sub>DD</sub> = 5.0 V	0.39	1.38	
				V <sub>DD</sub> = 3.0 V	0.39	1.38		
			LS (low-speed main) mode <b>Note 6</b>	f <sub>IH</sub> = 8 MHz Note 4	V <sub>DD</sub> = 3.0 V	0.25	0.71	mA
					V <sub>DD</sub> = 2.0 V	0.25	0.71	
		HS (high-speed main) mode <b>Note 6</b>	f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.6 V	Square wave input	0.26	1.55	mA	
				Resonator connection	0.4	1.68		
			f <sub>MX</sub> = 20 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.25	1.55	mA	
				Resonator connection	0.4	1.68		
			f <sub>MX</sub> = 16 MHz Note 3, V <sub>DD</sub> = 3.6 V	Square wave input	0.23	1.22	mA	
				Resonator connection	0.36	1.39		
			f <sub>MX</sub> = 16 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.22	1.22	mA	
				Resonator connection	0.35	1.39		
			f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.18	0.82	mA	
				Resonator connection	0.28	0.90		
		f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 2.0 V	Square wave input	0.18	0.81	mA		
			Resonator connection	0.28	0.89			
LS (low-speed main) mode <b>Note 6</b>	f <sub>MX</sub> = 8 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input	0.09	0.51	mA			
		Resonator connection	0.15	0.56				
	f <sub>MX</sub> = 8 MHz Note 3, V <sub>DD</sub> = 2.0 V	Square wave input	0.10	0.52	mA			
		Resonator connection	0.15	0.57				

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
I <sub>DD3</sub> Note 6	STOP mode Note 8	T <sub>A</sub> = -40°C		0.16	0.51	μA
		T <sub>A</sub> = +25°C		0.22	0.51	
		T <sub>A</sub> = +50°C		0.27	1.10	
		T <sub>A</sub> = +70°C		0.37	1.90	
		T <sub>A</sub> = +85°C		0.6	3.30	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
I <sub>DD3</sub> Note 7	STOP mode Note 7	T <sub>A</sub> = -40°C		0.16	0.51	μA
		T <sub>A</sub> = +25°C		0.22	0.51	
		T <sub>A</sub> = +50°C		0.27	1.10	
		T <sub>A</sub> = +70°C		0.37	1.90	
		T <sub>A</sub> = +85°C		0.6	3.30	

**Note 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. **The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.**

**Note 2.** During HALT instruction execution by flash memory.

**Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.

**Note 4.** When high-speed system clock and subsystem clock are stopped.

**Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). **The current flowing into the real-time clock 2 is included. However, not including the current flowing into the 12-bit interval timer, 8-bit interval timer, and watchdog timer.**

**Note 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. **The following points apply in the HS (high-speed main) and LS (low-speed main) modes.**

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, D/A converter, rail to rail operational amplifier (with analog multiplexer), general-purpose operational amplifier, voltage reference, low-resistance switch, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

**Note 6.** Not including the current flowing into the real-time clock 2, 12-bit interval timer, 8-bit interval timer, and watchdog timer.

**Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }24\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }16\text{ MHz}$

LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }8\text{ MHz}$

**Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>IH</sub>: Frequency when the high-speed on-chip oscillator (24 MHz max.)

**Remark 3.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 4.** Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

**Note 2.** During HALT instruction execution by flash memory.

**Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.

**Note 4.** When high-speed system clock and subsystem clock are stopped.

**Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).

**Note 6.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }24\text{ MHz}$   
 $2.4\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }16\text{ MHz}$

LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 3.6\text{ V}@1\text{ MHz to }8\text{ MHz}$

**Note 7.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>IH</sub>: Frequency when the high-speed on-chip oscillator (24 MHz max.)

**Remark 3.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T<sub>A</sub> = 25°C