Date: Jan. 19, 2023

# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A0110A/E	Rev.	1.00		
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification				
Applicable Product		Lot No.					
	RL78/L13 Group	All lots	Reference Document	RL78/L13 User's Man Rev. 2.21 R01UH0382EJ0221 (S			

This document describes misstatements found in the RL78/L13 User's Manual: Hardware Rev. 2.21 (R01UH0382EJ0221).

# Corrections

Applicable Item	Applicable Page	Contents
8.3.5 Real-time clock control register 1 (RTCC1)	Page 398	Incorrect descriptions revised
Figure 8-20. Procedure for Reading Real-time Clock 2	Page 413	Incorrect descriptions revised
Figure 8-21. Procedure for Writing Real-time Clock 2 Counter	Page 414	Incorrect descriptions revised
32.3.2 Supply current characteristics	Page 1012 to Page 1015	Incorrect descriptions revised
33.3.2 Supply current characteristics	Page 1076 to Page 1079	Incorrect descriptions revised

# **Document Improvement**

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

No.		Corrections and Applicable Items							
		Document No.	English	R01UH0382EJ0221	document for corrections				
1	8.3.5 R	eal-time clock control	register 1 (RTCC1)	Page 398	Page 3				
2	Figure 8	8-20. Procedure for Re	eading Real-time Clock 2	Page 413	Page 4				
3	Figure 8	8-21. Procedure for W	riting Real-time Clock 2 Counter	Page 414	Page 4				
4	32.3.2 Supply current characteristics			Page 1012 to Page 1015	Page 5 to Page 7				
5	33.3.2 8	Supply current charact	teristics	Page 1076 to Page 1079	Page 8 to Page 10				

Incorrect: Bold with underline; Correct: Gray hatched

# **Revision History**

RL78/L13 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0110A/E	Jan. 19, 2023	First edition issued
		Corrections No.1 to No.5 revised (this document)

Date: Jan. 19, 2023

# 1. 8.3.5 Real-time clock control register 1 (RTCC1) (p.398)

#### Incorrect:

Figure 8-6. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value.

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value.

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.

When RWAIT = 1, it takes up to one cycle of free until the counter value can be read or written (RWST = 1). Notes1, 2

When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

Date: Jan. 19, 2023

### Correct:

Figure 8-6. Format of Real-time Clock Control Register 1 (RTCC1) (3/3)

RWST	Wait status flag of real-time clock 2
0	Counter is operating.
1	Mode to read or write counter value.

This status flag indicates whether the setting of the RWAIT bit is valid.

Before reading or writing the counter value, confirm that the value of this flag is 1.

Even if the RWAIT bit is set to 0, the RWST bit is not set to 0 while writing to the counter. After writing is completed, the RWST bit is set to 0.

RWAIT	Wait control of real-time clock 2
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value.

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of frecuntil the counter value can be read or written (RWST = 1). Notes1, 2

When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.



# Date: Jan. 19, 2023

# 2. Figure 8-20. Procedure for Reading Real-time Clock 2 (p.413)

#### Incorrect:

- Notes 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
  - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.

Caution Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

# 3. Figure 8-21. Procedure for Writing Real-time Clock 2 Counter (p.414)

#### Incorrect:

- Notes 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
  - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.
- Cautions 1. Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
  - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG, and RTCIF flags after rewriting the MIN register.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be **read** in any sequence. All the registers do not have to be set and only some registers may be written.

#### Correct:

- Notes 1. When the counter is stopped (RTCE = 0), RWST is not set to 1.
  - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.
- Caution Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be read in any sequence. All the registers do not have to be set and only some registers may be read.

#### Correct:

- **Notes 1.** When the counter is stopped (RTCE = 0), RWST is not set to 1.
  - 2. Be sure to confirm that RWST = 0 before shifting to STOP mode.
- Cautions 1. Complete setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
  - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG, and RTCIF flags after rewriting the MIN register.

**Remark** SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR may be written in any sequence. All the registers do not have to be set and only some registers may be written.



# 4. 32.3.2 Supply current characteristics (p.1012 to p.1015)

### Incorrect:

32.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol		Conditions						MAX.	Unit
Supply	IDD1	Operating	HS (high- speed main) mode <sup>Note 5</sup>	$\begin{split} f_{\text{HOCO}} &= 48 \text{ MHz}^{\text{Note 3}}, \\ f_{\text{IH}} &= 24 \text{ MHz}^{\text{Note 3}} \end{split}$	Basic	V <sub>DD</sub> = 5.0 V		2.0		mA
current <sup>Note 1</sup>		mode			operation	V <sub>DD</sub> = 3.0 V		2.0		mA
					Normal operation	V <sub>DD</sub> = 5.0 V		3.8	6.5	mA
						V <sub>DD</sub> = 3.0 V		3.8	6.5	mA
				$f_{SUB} = 32.768 \text{ kHz}^{Note 4},$ $T_A = +85^{\circ}\text{C}$	Normal	Square wave input		4.7	12.0	μΑ
					operation	Resonator connection		5.2	12.0	μΑ

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX, column include the peripheral operation current.

However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver. 16-bit timer. KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz to } 16 \text{ MHz}$ 

LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$  to 8 MHz LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$  to 4 MHz

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)

3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)

**4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)

5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 19, 2023

#### Correct:

32.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$ 

(1/2)

Parameter	Symbol		Conditions						MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating HS (high- mode speed main) mode <sup>Note 5</sup>	speed main)	f <sub>HOCO</sub> = 48 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.0		mΑ
					operation	V <sub>DD</sub> = 3.0 V		2.0		mA
				Normal	V <sub>DD</sub> = 5.0 V		3.8	6.5	mΑ	
					operation	V <sub>DD</sub> = 3.0 V		3.8	6.5	mΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> ,	Normal	Square wave input		4.7	12.0	μΑ
				T <sub>A</sub> = +85°C	operation	Resonator connection		5.2	12.0	μΑ

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for
  those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip
  pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$ 

LS (low-speed main) mode:  $1.8 \text{ V} \le \text{VdD} \le 5.5 \text{ V@1 MHz}$  to 8 MHz

LV (low-voltage main) mode: 1.6 V ≤ VDD ≤ 5.5 V@1 MHz to 4 MHz

- 2. fhoco: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fir: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub> Note 2	HALT	HS (high-speed	fHOCO = 48 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		0.71	1.95	mA
currentNote 1		mode	main) mode	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.71	1.95	
				f <sub>HOCO</sub> = 24 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		0.49	1.64	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.49	1.64	
				f <sub>HOCO</sub> = 16 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		0.43	1.11	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.43	1.11	
			LS (low-speed	fHOCO = 8 MHz Note 4,	V <sub>DD</sub> = 3.0 V		280	770	μΑ
			main) mode	f <sub>IH</sub> = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		280	770	
			LV (low-voltage main) modeNote 7	fHOCO = 4 MHzNote 4,	V <sub>DD</sub> = 3.0 V		430	700	μΑ
			main) mode	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 2.0 V		430	700	
			HS (high-speed	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.31	1.42	mA
			main) mode	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.42	
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		0.29	1.42	mA
					Resonator connection		0.48	1.42	
				$\begin{split} &f_{MX} = 16 \; MHz^{Note \; 3}, \\ &V_{DD} = 5.0 \; V \\ &f_{MX} = 16 \; MHz^{Note \; 3}, \\ &V_{DD} = 3.0 \; V \\ &f_{MX} = 10 \; MHz^{Note \; 3}, \\ &V_{DD} = 5.0 \; V \\ &f_{MX} = 10 \; MHz^{Note \; 3}, \end{split}$	Square wave input		0.26	0.86	mA
					Resonator connection		0.45	1.15	
					Square wave input		0.25	0.86	mA
					Resonator connection		0.44	1.15	
					Square wave input		0.20	0.63	mA
					Resonator connection		0.28	0.71	
					Square wave input		0.19	0.63	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	0.71	
			LS (low-speed	$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$	Square wave input		100	560	μΑ
			main) mode Note 7	V <sub>DD</sub> = 3.0 V	Resonator connection		160	560	
				$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$	Square wave input		100	560	μΑ
				V <sub>DD</sub> = 2.0 V	Resonator connection		160	560	
	IDD3 Note.6	STOP	T <sub>A</sub> = -40°C				0.18	0.52	μΑ
		mode <sup>Note.8</sup>	T <sub>A</sub> = +25°C				0.24	0.52	
			T <sub>A</sub> = +50°C				0.33	2.21	
			T <sub>A</sub> = +70°C				0.53	3.94	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current.

However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.

T<sub>A</sub> = +85°C

Date: Jan. 19, 2023

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(2/2)

-									
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply IDD2Note 2	HALT	HS (high-speed	fHOCO = 48 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.71	1.95	mA	
current <sup>Note 1</sup>	current <sup>Note 1</sup>	mode	main) mode	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.71	1.95	
				fHOCO = 24 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.49	1.64	mA
1			f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.49	1.64		
				fHOCO = 16 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.43	1.11	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.43	1.11	
			LS (low-speed	fHOCO = 8 MHz Note 4,	V <sub>DD</sub> = 3.0 V		280	770	μA
			main) mode	f <sub>IH</sub> = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		280	770	
			LV (low-voltage main) mode <sup>Note 6</sup>	fHOCO = 4 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 3.0 V		430	700	μΑ
			main) mode	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 2.0 V		430	700	L
			HS (high-speed	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.42	mA
		main) mode	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.42		
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$	Square wave input		0.29	1.42	mA
					Resonator connection		0.48	1.42	
				$f_{MX} = 16 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$ $f_{MX} = 16 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.26	0.86	mA
					Resonator connection		0.45	1.15	
					Square wave input		0.25	0.86	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.44	1.15	
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$	Square wave input		0.20	0.63	mA
					Resonator connection		0.28	0.71	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	0.63	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	0.71	
			LS (low-speed	$f_{MX} = 8 \text{ MHz}^{\text{Note 3}},$	Square wave input		100	560	μΑ
		main) mode <sup>Note 6</sup>	V <sub>DD</sub> = 3.0 V	Resonator connection		160	560		
			f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		100	560	μΑ	
				V <sub>DD</sub> = 2.0 V	Resonator connection		160	560	
	IDD3	STOP	T <sub>A</sub> = -40°C				0.18	0.52	μΑ
	mode <sup>Note 7</sup>	Note 7 T <sub>A</sub> = +25°C				0.24	0.52		

		mode	T <sub>A</sub> = +25°C	0.24	0.52	j
			T <sub>A</sub> = +50°C	0.33	2.21	
			T <sub>A</sub> = +70°C	0.53	3.94	
			T <sub>A</sub> = +85°C	0.93	7.95	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for
  those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip
  pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the

0.93

7.95

- 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. However, not including the current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer.
- 6. Not including the current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer.
- 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. fhoco: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 19, 2023

operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V@1 MHz to 16 MHz}$ 

LS (low-speed main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 8 MHz

LV (low-voltage main) mode: 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 4 MHz

7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP, value is TA = 25°C



# 5. 33.3.2 Supply current characteristics (p.1076 to p.1079)

### Incorrect:

33.3.2 Supply current characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/2)

(17 40 (		-,		., ,						(1/2)
Parameter	Symbol	Conditions						TYP.	MAX.	Unit
Supply IDD1 Not	Note 1 IDD1	Operating	HS (high-	fhoco = 48 MHz <sup>Note 3</sup> , fiH = 24 MHz <sup>Note 3</sup>		V <sub>DD</sub> = 5.0 V		2.0		mA
current		mode	speed main) mode <sup>Note 5</sup>		operation	V <sub>DD</sub> = 3.0 V		2.0		mA
					Normal	V <sub>DD</sub> = 5.0 V		3.8	7.0	mA
					operation	V <sub>DD</sub> = 3.0 V		3.8	7.0	mA
				fsuB =	Normal	Square wave input		6.4	35.0	μA
			32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +105°C	operation	Resonator connection		6.6	35.0	μΑ	

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer. KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ 

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 19, 2023

## Correct:

33.3.2 Supply current characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(1/2)

Parameter	Symbol		Conditions						MAX.	Unit			
Supply	Note 1 IDD1	Operating	HS (high-	ed main) f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.0		mA			
current		mode	speed main)		f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	mode <sup>Note 5</sup>	' '	/ I	operation	V <sub>DD</sub> = 3.0 V		2.0	
			mode <sub>Note 3</sub>	mode	mode		Normal	V <sub>DD</sub> = 5.0 V		3.8	7.0	mA	
					operation	V <sub>DD</sub> = 3.0 V		3.8	7.0	mA			
				f <sub>SUB</sub> =	Normal	Square wave input		6.4	35.0	μΑ			
				32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +105°C	operation	Resonator connection		6.6	35.0	μΑ			

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
  In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.
- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V@1 MHz to 16 MHz}$ 

- 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(2/2)

Parameter	Symbol				MIN.	TYP.	MAX.	Unit	
Supply	Note 2	Note 2 HALT	HS (high-	f <sub>HOCO</sub> = 48 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.71	2.55	mA
current Note 1		mode	speed main) modeNote I		V <sub>DD</sub> = 3.0 V		0.71	2.55	mA
				fHOCO = 24 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.49	1.95	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.49	1.95	mA
				fHOCO = 16 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.43	1.50	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.43	1.50	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.76	mA
		speed main) mode <sup>Note,I</sup>	speed main) modeNote Z	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.92	mA
			$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{\text{DD}} = 3.0 \text{ V}$	Square wave input		0.29	1.76	mA	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.48	1.92	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 5.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.20	0.96	mA
					Resonator connection		0.28	1.07	mA
					Square wave input		0.19	0.96	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	1.07	mA
	IDD3 Note.6	STOP	T <sub>A</sub> = -40°C				0.18	0.52	μΑ
		modeNote.8	T <sub>A</sub> = +25°C				0.24	0.52	μΑ
			T <sub>A</sub> = +50°C				0.33	2.21	μA
		T <sub>A</sub> = +	T <sub>A</sub> = +70°C	T <sub>A</sub> = +70°C			0.53	3.94	μA
			T <sub>A</sub> = +85°C			-	0.93	7.95	μA
			T <sub>A</sub> = +105°C				2.91	25.00	μΑ

- Notes 1. Total current flowing into Vop, including the input leakage current flowing when the level of the input pin is fixed to Vop or Vss. The values below the MAX. column include the peripheral operation current.

  However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped.
    When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. The current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - 6. The current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - 7₅ Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    HS (high-speed main) mode: 2.7 V ≤ VDD ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ 

RENESAS

Date: Jan. 19, 2023

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(2/2)

		-,	100 = 0.0 1	100 01,					(2/2)
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1 IDD2 Note 2	IDD2	HALT	HS (high-		V <sub>DD</sub> = 5.0 V		0.71	2.55	mA
	mode	speed main) mode <sup>Note 6</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.71	2.55	mA	
				fHOCO = 24 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.49	1.95	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.49	1.95	mA
				fHOCO = 16 MHzNote 4,	V <sub>DD</sub> = 5.0 V		0.43	1.50	mA
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.43	1.50	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.76	mA
			speed main) mode <sup>Note 6</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.92	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$ $V_{DD} = 3.0 \text{ V}$ $f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.29	1.76	mA
					Resonator connection		0.48	1.92	mA
					Square wave input		0.20	0.96	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.28	1.07	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	0.96	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	1.07	mA
Іооз	IDD3	STOP mode <sup>Note 7</sup>	T <sub>A</sub> = -40°C				0.18	0.52	μΑ
			T <sub>A</sub> = +25°C	·	-		0.24	0.52	μΑ
			T <sub>A</sub> = +50°C				0.33	2.21	μΑ

**Notes 1.** Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the real-time clock 2.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.

T<sub>A</sub> = +70°C

T<sub>A</sub> = +85°C

 $T_A = +105^{\circ}C$ 

When high-speed on-chip oscillator and high-speed system clock are stopped.When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).

0.53

0.93

2.91

3.94

7.95

25.00

μΑ

uА

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

Date: Jan. 19, 2023

6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$ 

7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- 2. fHoco: High-speed on-chip oscillator clock frequency (48 MHz max.)
- 3. fih: High-speed on-chip oscillator clock frequency (24 MHz max.)
- 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

