# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A032B/E	Rev.	2.00	
Title	Correction for Incorrect Description Notice RI Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification			
		Lot No.				
Applicable Product			Reference RL78/L12 User's Ma Rev. 2.00 R01UH0330EJ0200			

This document describes misstatements found in the RL78/L12 User's Manual: Hardware Rev. 2.00 (R01UH0330EJ0200).

**Corrections** 

Applicable Item	Applicable Page	Contents
2.4 Block Diagrams of Pins Figure 2-8. Pin Block Diagram for Pin Type 7-5-7	Page.45	Caution added
2.4 Block Diagrams of Pins Figure 2-10. Pin Block Diagram for Pin Type 8-5-1	Page.47	Caution added
2.4 Block Diagrams of Pins Figure 2-11. Pin Block Diagram for Pin Type 8-5-2	Page.48	Caution added
2.4 Block Diagrams of Pins Figure 2-12. Pin Block Diagram for Pin Type 8-5-3	Page.49	Caution added
2.4 Block Diagrams of Pins Figure 2-13. Pin Block Diagram for Pin Type 8-5-7	Page.50	Caution added
2.4 Block Diagrams of Pins Figure 2-14. Pin Block Diagram for Pin Type 12-1-4	Page.51	Caution added

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

			Corrections and Applicable Items	-	Pages in this
No.		Document No.	R01UH0330EJ0200	document for corrections	
1	5.3.9 Hi	Page 3			
2		NOOZE mode function	on de Operation (Figure 12-69. and Figure	Pages 468 and 470	Page 4 and 5
3	12.6.3 5	SNOOZE mode function	on	Page 494	Page 6
4	Timing	SNOOZE mode function Chart of SNOOZE M And Figure 12-91.)	on lode Operation (Figure 12-88., Figure	Pages 496, 497 and 499	Page 7 to 9
5	17.3.1 li	nterrupt request flag r	egisters (IF0L, IF0H, IF1L, IF1H, IF2L)	Page.708	Page 10
6	MK2L)		egisters (MK0L, MK0H, MK1L, MK1H,	Page.710	Page 11
7	Table 1 Multiple During I	Interrupt Servicing nterrupt Servicing	tween Interrupt Requests Enabled for	Page 720	Page 12
8	Figure Power-c	nfiguration of Power- 21-2. Timing of Ge on-reset Circuit tage Detector (1/3)	on-reset Circuit neration of Internal Reset Signal by	Page 756	Page 13
9	30.8 Da Charact		de Low Supply Voltage Data Retention	Page 910	Page 14
10	31.8 Da	ta Memory STOP Mo Characteristics	de Low Supply Voltage Data Retention	Page 959	Page 15
11		eal-time clock control		Page 292	Page 16
12	Type 7-	5-7	Figure 2-8. Pin Block Diagram for Pin	Page.45	Page 17
13	2.4 Bloc Type 8-	Page 18			
14	2.4 Bloc Type 8-	Page 19			
15		k Diagrams of Pins I	Figure 2-12. Pin Block Diagram for Pin	Page.49	Page 20
16		k Diagrams of Pins I	Figure 2-13. Pin Block Diagram for Pin	Page.50	Page 21
17		k Diagrams of Pins I	Figure 2-14. Pin Block Diagram for Pin	Page.51	Page 22

Incorrect: Bold with underline; Correct: Gray hatched

Old: Bold with underline; New: Gray hatched

# **Revision History**

RL78/L12 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A032A/E	Aug. 18, 2014	First edition issued
		Corrections No.1 to No.10 revised
TN-RL*-A046A/E	Jul. 6, 2015	No.11 in corrections
TN-RL*-A032B/E A	₩27^à. 2G, 2016 /₩₩	₩Û^&[}å edition issued
		Corrections No.12 to No.17 revised (this document)



#### Date: Feb.22, 2016

# 1. <u>5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)</u> (Page 147)

#### Incorrect:

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F00A0H After reset:		eset: undefi	ned <sup>Note</sup>	R/W				
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	<b>≜</b>
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
			•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

**Note** The value after reset is the value adjusted at shipment.

Remarks 1. The HIOTRM register can be used to adjust the high-speed on-chip oscillator clock to an accuracy within about 0.05%.

**2.** For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

#### Correct:

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM) (omitted)

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F00A0H Aft				eset: undefi	ned Note	R/W		
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	4
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
			•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

**Note** The value after reset is the value adjusted at shipment.

Page 3 of 22

**Remarks 1**. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.

**2.** For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

# 2. <u>14.5.7 SNOOZE mode function</u>

Timing Chart of SNOOZE Mode Operation (Figure 12-69. and Figure 12-71.) (Pages 468 and 470)

It is correction of "CPU operation status", "Clock request signal (internal signal)" and "TSF00" in this Figure.

# Incorrect:

# Figure 12-69. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



Correct:

# Figure 12-69. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)





It is correction of "CPU operation status", "Clock request signal (internal signal)" and "INTCSI00" in this Figure.

#### Incorrect:

Figure 12-71. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



(omitted)

#### Correct:







# 3. 12.6.3 SNOOZE mode function (Page 494)

#### Incorrect:

#### 12.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

#### (omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fin) is selected for fclk.

#### (omitted)

4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.

#### Correct:

#### 12.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

#### (omitted)

Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fill) is selected for fcLK.

- 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.
- 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.

4. 12.6.3 SNOOZE mode function

Timing Chart of SNOOZE Mode Operation (Figure 12-88., Figure 12-89. and Figure 12-91.) (Pages 496, 497 and 499)

It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.

#### Incorrect:

Figure 12-88. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



(omitted)

#### Correct:

# Figure 12-88. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)





It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.

#### Incorrect:

# Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)



(omitted)

#### Correct:

# Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)



It is correction of "CPU operation status", "Clock request signal (internal signal)", "INTSR0" and "TSF01" in this Figure.

#### Incorrect:

Figure 12-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



(omitted)

### Correct:

Figure 12-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)





5. 17.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L) Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin products)(p.708)

#### Incorrect:

Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin products)

Address:	FFFD0H	After reset	: 00H	R/W				
Symbol	7	6	5	<4>	<3>	<2>	<1>	≲0≥
IF2L	0	0	0	FLIF	MDIF	PIF7	PIF6	0

XXIFX	Interrupt request flag						
0	No interrupt request signal is generated						
1	Interrupt request is generated, interrupt request status						

#### Correct:

Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin products)

Address: I	FFFD0H	After reset	: 00H	R/W				
Symbol	7	6	5	<4>	<3>	<2>	<1>	0
IF2L	0	0	0	FLIF	MDIF	PIF7	PIF6	0

XXIFX	Interrupt request flag					
0	No interrupt request signal is generated					
1	Interrupt request is generated, interrupt request status					



6. 17.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L) Figure 17-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L)(64-pin products)(p.710)

#### Incorrect:

Figure 17-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L)(64-pin products)

Address: I	FFFD4H	After reset	: FFH	R/W				
Symbol	7	6	5	<4>	<3>	<2>	<1>	<u>&lt;0&gt;</u>
MK2L	1	1	1	FLMK	MDMK	PMK7	PMK6	1

XXMKX	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

#### Correct:

# Figure 17-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L)(64-pin products)

Address:	FFFD4H	After reset	: FFH	R/W				
Symbol	7	6	5	<4>	<3>	<2>	<1>	0
MK2L	1	1	1	FLMK	MDMK	PMK7	PMK6	1

ХХМКХ	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled



# 7. 17.4.3 Multiple interrupt servicing

 Table 17-5.
 Relationship Between Interrupt Requests Enabled for

 Multiple Interrupt Servicing During Interrupt Servicing (Page 720)

Incorrect:

# Table 17-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Multipl	le Interrupt		Maskable Interrupt Request								
Interrupt	Request	-	Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		
Being Servic	xed	IE = 1	IE = 0								
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0	
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0	
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0	
	ISP1 = 1 ISP0 = 1	0	Q	0	Q	0	Q	0	Q	0	
Software int	terrupt	0	×	0	×	0	×	0	×	0	

(omitted)

Correct:

# Table 17-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing

Multipl	Multiple Interrupt		Maskable Interrupt Request								
Request		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		Interrupt Request	
Being Servic	xed	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0		
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0	
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0	
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0	
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0	
Software int	terrupt	0	×	0	×	0	×	0	×	0	



8. 21.2 Configuration of Power-on-reset Circuit Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3) (Page 756)

#### Incorrect:

Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

(1) When the externally input reset signal on the RESET pin is used

#### (omitted)

Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (after the first release of POR) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached. Reset processing time when the external reset is released is shown below.

# After the first release of POR:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

4. Reset processing time when the external reset is released after the second release of POR is shown below.

#### After the second release of POR:

0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use) 0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off) (omitted) Correct:

- Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)
- (1) When the externally input reset signal on the RESET pin is used

#### (omitted)

Notes 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached. Reset processing time when the external reset is released is shown below. Release from the first external reset following release from the POR state: 0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use) 0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

4. Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case: 0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use) 0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off) (omitted)



Date: Feb.22, 2016

# 9. <u>30.8 Data Memory STOP Mode Low Supply Voltage Data Retention</u> <u>Characteristics (Page 910)</u>

### Old:

# 30.8 Data Memory STOP Mode Low Supply Voltage Data Retention

# **Characteristics**

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.46 <sup>Note</sup>		5.5	V
voltage						

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



# New:

# 30.8 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}C, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.46 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





# 10. <u>31.8 Data Memory STOP Mode Low Supply Voltage Data Retention</u> <u>Characteristics (Page 959)</u>

Old:

31.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics

# $(T_A = -40 \text{ to } +105^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply	VDDDR		1.44 <sup>Note</sup>		5.5	V
voltage						

Note The value depends on the POR detection voltage. When the voltage drops, the data is retained before a POR reset is effected, but data is not retained when a POR reset is effected.



# New:

# 31.8 RAM Data Retention Characteristics

(T<sub>A</sub> = -40 to +105°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.44 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



# 11. 7.3.4 Real-time clock control register 1 (RTCC1) (Page 292)

# Old:

RWAIT	Wait control of real-time clock	Я
0	Sets counter operation.	
1	Stops SEC to YEAR counters. Mode to read or write counter value	
This bit co	ntrols the operation of the counter.	Th
Be sure to	write "1" to it to read or write the counter value.	Be
As the inte	ernal counter (16 bits) is continuing to run, complete reading or writing within one second	As
and turn ba	ack to 0.	an
When RW	AIT = 1, it takes up to 1 operating clock ( $f_{RTC}$ ) until the counter value can be read or written	W
(RWST = 1	).	(R
When the	internal counter (16 bits) overflowed while RWAIT = 1, it keeps the event of overflow until	W
RWAIT = 0	), then counts up.	R\
However, v	when it wrote a value to second count register, it will not keep the overflow event.	Ho

# New:

RWAIT	Wait control of real-time clock
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value
This bit co	ntrols the operation of the counter.
Be sure to	write "1" to it to read or write the counter value.
As the inte	ernal counter (16 bits) is continuing to run, complete reading or writing within one second
and turn b	ack to 0.
When RW (RWST =	AIT = 1, it takes up to 1 operating clock ( $f_{RTC}$ ) until the counter value can be read or writter 1). Notes 1.2
When the	internal counter (16 bits) overflowed while RWAIT = 1, it keeps the event of overflow unti
RWAIT = (	), then counts up.
	when it wrote a value to second count register, it will not keep the overflow event.

time of the operation clock (f<sub>RTC</sub>), until RWST bit is set to "1". **Note 2.** When setting RWAIT=1 during 1 operating clock (f<sub>RTC</sub>), after returning from a stand-by (HALT mode, STOP mode and SNOOZE mode), it may take two clock time of the operation clock (f<sub>RTC</sub>), until RWST bit is set to "1".

# 12. <u>2.4 Block Diagrams of Pins Figure 2-8. Pin Block Diagram for Pin Type</u> <u>7-5-7 (Page 45)</u>







2. SAU: Serial array unit





- Remarks 1. For alternate functions, see 2.1 Port Function.
  - 2. SAU: Serial array unit

**RENESAS** Page 17 of 22

# 13. <u>2.4 Block Diagrams of Pins Figure 2-10. Pin Block Diagram for Pin Type</u> <u>8-5-1 (Page 47)</u>



Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit





**Caution** Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

- **Remarks 1.** For alternate functions, see **2.1 Port Function**.
  - 2. SAU: Serial array unit

Page 18 of 22



# 14. <u>2.4 Block Diagrams of Pins Figure 2-11. Pin Block Diagram for Pin Type</u> <u>8-5-2 (Page 48)</u>









**Caution** Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.



# 15. <u>2.4 Block Diagrams of Pins Figure 2-12. Pin Block Diagram for Pin Type</u> <u>8-5-3 (Page 49)</u>





© 2016 Renesas Electronics Corporation. All rights reserved.

RENESAS Page 20 of 22

# 16. <u>2.4 Block Diagrams of Pins Figure 2-13. Pin Block Diagram for Pin Type</u> <u>8-5-7 (Page 50)</u>





2. SAU: Serial array unit



RENESAS Page 21 of 22



Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit





**Remarks 1.** For alternate functions, see **2.1 Port Function**.

2. SAU: Serial array unit

