RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A0129A/E	Rev.	1.00	
Title	Correction for Incorrect Description Notice RI (512KB) Descriptions in the User's Manual: H Rev. 1.10 Changed	Information Category	Technical Notification			
		Lot No.				
Applicable Product	RL78/I1C (512KB) Group	All lots	Reference Document	RL78/I1C (512KB) User's Manual: Hardware Rev. 1.10 R01UH0889EJ0110 (Jul. 2023)		

This document describes misstatements found in the RL78/I1C (512KB) User's Manual: Hardware Rev. 1.00 (R01UH0889EJ0110).

Corrections

Applicable Item	Applicable Page	Contents
1.3.1 80-pin product	Page 5	Added description
1.3.2 100-pin product	Page 6	Added description
2.3 Connection of Unused Pins	Page 27	Incorrect descriptions revised
Figure 2-17. Pin Block Diagram for Pin Type 12-1-6	Page 44	Added description
4.2.13 Port 15	Page 107	Incorrect descriptions revised
Table 4-8. Setting Examples of Registers and Output Latches When Using Alternate Function (12/12)	Page 143	Incorrect descriptions revised
4.6.3 Point to Note on the P150 to P152 Pins	New addition	Added description
43.3.1 Pin characteristics	Page 1224	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

	Correction	Corrections and Applicable Items							
No.		Document No. English		R01UH0889EJ0110	document for corrections				
1	1.3.1 80-pin product			Page 5	Page 3				
2	1.3.2 100-pin product	Page 6 Page 4							
3	2.3 Connection of Unused Pins	Page 27	Page 5						
4	Figure 2-17. Pin Block Diagram for Pin	Page 44	Page 6						
5	4.2.13 Port 15			Page 107	Page 7				
6	Table 4-8. Setting Examples of Registe When Using Alternate Function (12/12	Page 143	Page 7						
7	4.6.3 Point to Note on the P150 to P15		New addition	Page 8 to Page 9					
8	43.3.1 Pin characteristics	Page 1224	Page 10						

Incorrect: Bold with underline: Correct: Gray hatched

Revision History No,

RL78/G16 Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0129A/E	Nov. 29, 2023	First edition issued
	-,	Corrections No.1 to No.8 revised (this document)



RENESAS TECHNICAL UPDATE TN-RL*-A0129A/E

1. <u>1.3.1 80-pin product (page 5)</u>

Incorrect:

•80-pin plastic LFQFP (12 × 12 mm, 0.5-mm pitch)

Date: Nov. 29, 2023

Correct:

-80-pin plastic LFQFP (12 × 12 mm, 0.5-mm pitch)





individually connected via a resistor to $V_{\mbox{\scriptsize DD}}$ or VRTC, whichever of the voltages is higher at

the time, or to a voltage higher than both but no higher than 6V.

(omitted)



RENESAS TECHNICAL UPDATE TN-RL*-A0129A/E

2. <u>1.3.2 100-pin product (page 6)</u>

P55/SEG37/PvD2/IrPvD/PvDMG0//INTP8)

P53/SEG35/TRJO0/RxDMG1/(INTP9)

P54/SEG36/TRJO1/TxDMG1

P52/SEG34/SMO02/RxD4

P51/SEG33/SMO01/TxD4

P50/SEG32/SMO00

ANIP3

ANIN3

ANIP2

ANIN2 AVRT

AVCM

AVsso

AREGC

ANIP1

ANIN1

ANIPO

ANINO

P25/ANI2

P24/ANI1

P23/ANI0

 \cap

P22/ANI5/EXLVD

P21/ANI4/AVpress

P20/ANI3/AVREFP/VREFOUT

P07/INTP2/TI02/T002/S000/TxD0/T00/ TxD

Incorrect:

-100-pin plastic LFQFP (14 × 14 mm, 0.5-mm pitch)



2. Make the voltage on the EV_{DD1} pin the same as that on the V_{DD} and EV_{DD0} pins.

RTCIC2 RTCIC1 RTCIC0 2/EXCL P121/X P13 24/XT2/I

3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

4. Make the voltage on the AV_{DD} pin the same as that on the V_{DD} and EV_{DD0} pins.

(omitted)

75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51

RL78/I1C (512KB)

(Top View)

10 11 12 13 14 15 16 17 18 19 20 21 22 23 2



Correct:

·100-pin plastic LFQFP (14 × 14 mm, 0.5-mm pitch)



Cautions 1. Make the voltage on the EV_{SS1} pin the same as that on the $V_{\text{SS}},$ $EV_{\text{SS0}},$ and AV_{SS1} pin $% V_{\text{SS1}}$.

- 2. Make the voltage on the EV_{DD1} pin the same as that on the V_{DD} and EV_{DD0} pins.
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu\text{F}).$
- 4. Make the voltage on the AV_{DD} pin the same as that on the V_{DD} and EV_{DD0} pins.
- 5. When a high-level signal is to be input to any pin among pins P150 to P152 (including if the pin is in use for a multiplexed pin function rather than for GPIO), the pin should always be individually connected via a resistor to V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V.

(omitted)



P83/SEG15

P70/KR0/(INTP0)/SEG16

→ P71/KR1/(INTP1)/SEG17 → P72/KR2/(INTP2)/SEG18

P73/KR3/(INTP3)/SEG19

P74/KR4/(INTP4)/SEG20

P75/KR5/(INTP5)/SEG21
 P76/KR6/(INTP6)/SEG22

P35/SEG29/(COM2)
 P36/SEG30/(COM1)

-0 V14

Ĕ

V12

P126/(TI04)/(TO04)/CAPL

- P127/(TI03)/(TO03)/CAPH

- P61/(TI01)/(TO01)/SDAA0

- P62/(TI02)/(TO02)

P77/KR7/(INTP7)/SEG23
 P30/(TI07)/(T007)/SEG24/(COM7/SEG3)

P31/(TI06)/(T006)/SEG25/(COM6/SEG2

P32/(PCLBUZ1)/SEG26/(COM5/SEG1)

P33/(PCLBUZ0)/SEG27/(COM4/SEG0)
 P34/SEG28/(COM3)

3. <u>2.3 Connection of Unused Pins (page 27)</u>

Incorrect:

Pin Name	I/O	Recommended Connection of Unused Pins
P70 to P77 P80 to P85	I/O	<when i="" o="" port="" setting="" to=""> Input: Independently connect to EV_{DD0}, EV_{DD1} or EV_{SS0}, EV_{SS1} via a resistor. Output:</when>
P90 to P97		Leave open. <when output="" segment="" setting="" to=""> Leave open.</when>
P121, P122	Input	Independently connect to VDD or Vss via a resistor.
P123, P124	Input	Independently connect to Vss via a resistor.
P125 to P127	I/O	Input: Independently connect to EVDDD, EVDD1 or EVSDD, EVSD1 via a resistor. Output: Leave open.
P130	Output	Leave open.
P137	Input	Independently connect to VDD or VSS via a resistor.
P150 to P152	1/0	Input:Independently connect to V _{SS} via a resistor. Output:Set the port's output latch to 0 and leave the pins open, or set the port's output latch to 1 and independently connect the pins to V _{SS} via a resistor.

Correct:

Pin Name	I/O	Recommended Connection of Unused Pins				
P70 to P77	I/O	<when i="" o="" port="" setting="" to=""></when>				
P80 to P85		Input: Independently connect to EV _{DD0} , EV _{DD1} or EV _{SS0} , EV _{SS1} via a resistor. Output:				
P90 to P97		Leave open. <when output="" segment="" setting="" to=""></when>				
P121, P122	Input	Independently connect to VDD or VSS via a resistor.				
P123, P124	Input	Independently connect to Vss via a resistor.				
P125 to P127	I/O	Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.				
P130	Output	Leave open.				
P137	Input	Independently connect to VDD or VSS via a resistor.				
P150 to P152	I/O	Set these pins to the input mode, and individually connect each of them via a resistor to Vss.				



4. Figure 2-17. Pin Block Diagram for Pin Type 12-1-6 (page 44)

Incorrect:



Date: Nov. 29, 2023

Correct:



Caution 1 When a high-level signal is to be input to any pin among pins P150 to P152 (including if the pin is in use for a multiplexed pin function rather than for GPIO), the pin should always be individually connected via a resistor to V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V.

Caution 2 A through current may flow through if the pin is in the intermediate potential, because the Input buffer is turned on when the pin is in output mode.

Remarks 1. For alternate functions, see 2.1 Port Function.



RENESAS TECHNICAL UPDATE TN-RL*-A0129A/E

5. 4.2.13 Port 15 (page 107)

Incorrect:

P150 to P152 are I/O port pins with output latches. Port 15 can be set to the input mode or output mode in 1-bit unitsusing port mode register 15 (PM15).

Outputs from the P150 to P152 pins are N-ch open-drain (Vpp tolerant).

This port can also be used for RTC time capture input, real-time clock correction clock output, and external interrupt request input.

Reset signal generation sets port 15 to the digital input invalid mode.

Note "Digital input invalid" refers to the state in which all the digital outputs, digital inputs, and LCD outputs are disabled.

6. <u>Table 4-8. Setting Examples of Registers and Output Latches When</u> <u>Using Alternate Function (12/12) (page 143)</u>

Incorrect:

Pin	Used	d Function	PIOR0 POM×× PM×× P××		PFSEG××	Alternate Fu	nction Output	80-pin	100-pin		
Name	Function Name	I/O					(ISCVL3, ISCCAP) ^{Note}	SAU and UARTMG	Other than SAU and UARTMG		
P150	P150	Input	_	×	1	×	-	-	-		
		N-ch open drain output (6 V tolerance)	×	I	0	0/1	-	-	-	V	~
	RTCOUT	Output	PIOR03 = 0	-	0	0	-	-	-		
	RTCIC0	Input	×	-	1	×	-	-	-		
	INTP14	Input	-	-	=	×	-	-	-		
P151	P151	Input	-	×	1	×	-	-	-		
		N-ch open drain output (6 V tolerance)	-	_	0	0/1	-	-	-	1	~
	RTCIC1	Input	-	-	1	×	-	-	-		
	INTP13	Input	-	-	≂	×	-	-	-		
P152	P152	Input	-	-	1	×	-	-	-		
		N-ch open drain output (6 V tolerance)	-	_	0	0/1	-	-	-	V	V
	RTCIC2	Input	-	-	1	×	-	-	-	1	
	INTP12	Input	-	-	≂	×	-	-	-	1	

Date: Nov. 29, 2023

Correct:

P150 to P152 are I/O port pins with output latches. Port 15 can be set to the input mode or output mode in 1-bit unitsusing port mode register 15 (PM15).

Outputs from the P150 to P152 pins are N-ch open-drain (6-V tolerant).

This port can also be used for RTC time capture input, real-time clock correction clock output, and external interrupt request input.

Reset signal generation sets port 15 to input mode.

Correct:

Pin	Pin Used Function		PIOR0	POM××	PM××	Pxx	PFSEG××	TCEN	Alternate F	unction Output	80-pin	100-pin
Name	Function Name	I/O					(ISCVL3, ISCCAP) ^{Note}	bit	SAU and UARTMG	Other than SAU and UARTMG		
P150	P150	Input	-	-	1	×	-	-	-	-		
		N-ch open drain output (6 V tolerance)	÷	-	0	0/1	-	0	-	-	N	
	RTCOUT	Output	PIOR03 = 0	-	0	0	-	0	-	-		
	RTCIC0	Input	-	-	1	×	-	1	-	-		
	INTP14	Input	-	-	1	×	-	-	-	-		
P151	P151	Input	-	-	1	×	-	-	-	-		
		N-ch open drain output (6 V tolerance)	-	-	0	0/1	-	0	-	-	v	v
	RTCIC1	Input	-	-	1	×	-	1	-	-		
	INTP13	Input	-	-	1	×	-	-	-	-		
P152	P152	Input	-	-	1	×	-	-	-	-		
		N-ch open drain output (6 V tolerance)	-	-	0	0/1	-	0	-	-	v	v
1	RTCIC2	Input	-	-	1	×	-	1	-	-		
	INTP12	Input	-	-	1	×	-	-	-	-	1	



7. 4.6.3 Point to Note on the P150 to P152 (new addition)

Incorrect:

Correct:

4.6.3 Point to Note on the P150 to P152

Note the following points when using a P150/RTCIC0- P152/RTCIC2 pin under any of conditions (1) to (4) stated below.

(1) A pin is in use as a time-capture event input RTCICn (n = 0 to 2).

Setting a TCEN bit in the RTCCRy (y = 0 to 2) register enables operation of the pin as a time-capture input pin (RTCICn). Each of the P150/RTCIC0 to P152/RTCIC2 pins has two input buffers powered by V_{DD} and VRTC. Since the input buffers are always on, a through-current might flow when an intermediate potential is input to the input buffers. Accordingly, configure the circuit as follows such that each pin selected for time-capture input is always individually connected to either V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V. This is to prevent the input of an intermediate potential to the given pin even in cases where, for example, the V_{DD} voltage fluctuates from being greater than or equal to VRTC to being less than VRTC.



Continued on next page



(2) A P150 to P152 pin is in use as an input port pin.

Each of the P150 to P152 pins has two input buffers powered by V_{DD} and VRTC. Since the input buffers are always on, a through-current might flow when an intermediate potential is input to the input buffers. Accordingly, when a high-level signal is to be input to any pin among P150 to P152, configure the circuit as follows so that the pin is always individually connected to either V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V. This is to prevent the input of an intermediate potential to the given pin even in cases where, for example, the V_{DD} voltage fluctuates from being greater than or equal to VRTC to being less than VRTC.



(3) A P150 to P152 pin is in use as an output port (N-ch open-drain output) pin.

When a P150 to P152 pin is in use in the output mode, set the corresponding TCEN bit in the RTCCRy (y = 0 to 2) register to 0. When a high-level signal is to be output from any pin among P150 to P152, handling of the pin is the same as in the input mode. Configure the circuit so that the pin is always individually connected to V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V. When a reset occurs due to the V_{DD} power dropping or being cut off while the output from any of these pins is a low-level signal, they are all set for the input mode.

(4) A P150/RTCIC0 to P152/RTCIC2 pin is not in use.

Set the P150 to P152 pins to the input mode, and individually connect them via a resistor to Vss, in accord with the recommended connection of unused pins.



Correct:

8. 43.3.1 Pin characteristics (page 1224)

Incorrect:

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{AV}_{\text{SS}} = \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	Vih1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0.8EV _{DD}		EVod	v
	VIH2	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVDD	V
		P84	TTL input buffer 3.3 V \leq EV _{DD} < 4.0 V	2.0		EVDD	V
			TTL input buffer $1.6 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}$	1.5		EVDD	V
	VIH3	P20 to P25	0.7AVDD		AVDD	V	
	VIH4	P60 to P62	0.7EV _{DD}		6.0	V	
	VIH5	P121, P122, P137, P150 to P152, EXCL	0.8Vdd		VDD	V	
	VIH6	RESET	0.8Vdd		6.0	V	
	VIH7	P123, P124, EXCLKS	0.8Vrtc		VRTC	V	
Input voltage, low	Vill	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer $4.0 V \le EV_{DD} \le 5.5 V$	0		0.8	V
		P84	TTL input buffer 3.3 V \leq EV _{DD} $<$ 4.0 V	0		0.5	v
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	0		0.32	V
	VIL3	P20 to P25	1	0		0.3AV _{DD}	V
	VIL4	P60 to P62		0		0.3EVDD	v
	VILS	P121, P122, P137, P150 to P152, EXCL	K, RESET	0		0.2V _{DD}	V
	VIL6	P123, P124, EXCLKS		0		0.2Vrtc	V

(omitted)

Γ _A = -40 to +85°C,	$1.6 \text{ V} \le \text{AV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V},$	$AV_{ss} = V_{ss} = EV_{ss} = 0 V$

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	VIH1	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0.8EV _{DD}		EVod	V
	VIH2	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	2.2		EVDD	V
		P84	TTL input buffer 3.3 V \leq EV _{DD} < 4.0 V	2.0		EVDD	v
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	1.5		EVDD	V
	VIH3	P20 to P25	L	0.7AVDD		AVDD	V
	VIH4	P60 to P62		0.7EVDD		6.0	v
	VIH5	P121, P122, P137, P150 to P152, EXCLK		0.8Vpd		VDD	v
	VIH6	RESET		0.8Vpd		6.0	V
	VIH7	P123, P124, EXCLKS		0.8Vrtc		VRTC	v
	VIH8	P150 to P152 ^{Note}		0.8V _{DD}		6.0	V
	VIH9	RTCIC0 to RTCIC2Note		0.8V _{RTC}		6.0	V
Input voltage, low	Villi	P02 to P07, P10 to P17, P30 to P37, P40, P42, P43, P50 to P57, P70 to P77, P80 to P85, P90 to P97, P125 to P127	Normal input buffer	0		0.2EV _{DD}	V
	VIL2	P02, P03, P05, P06, P15, P16, P42, P43, P52, P53, P55, P57, P80, P81,	TTL input buffer 4.0 V \leq EV _{DD} \leq 5.5 V	0		0.8	V
		P84	TTL input buffer 3.3 V \leq EV _{DD} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	0		0.32	V
	VIL3	P20 to P25		0		0.3AVDD	V
	VIL4	P60 to P62		0		0.3EVDD	v
	Vils	P121, P122, P137, P150 to P152, EXCLK, T	RESET	0		0.2VDD	V
	VIL6	P123, P124, EXCLKS		0		0.2Vrtc	V
	VIL7	P150 to P152 ^{Note}		0		0.2VDD	V
	Vils	RTCIC0 to RTCIC2Note		0		0.2VRTC	V

Note When a high-level signal is to be input to any pin among pins P150 to P152 (including if the pin is in use for a multiplexed pin function rather than for GPIO), the pin should always be individually connected via a resistor to V_{DD} or VRTC, whichever of the voltages is higher at the time, or to a voltage higher than both but no higher than 6V.

(omitted)

