# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RL*-A0120A/E	Rev.	1.00
Title	Correction for Incorrect Description Notice RI (512KB) Descriptions in the User's Manual: H Rev. 1.01 Changed		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RL78/I1C Group	All lots	Reference Document	Hardware Rev 1 01		

This document describes misstatements found in the RL78/I1C (512KB) User's Manual: Hardware Rev. 1.01 (R01UH0889EJ0211).

**Corrections** 

Applicable Item	Applicable Page	Contents
43.3.2 Supply current characteristics	Page 1228 to Page 1233	Incorrect descriptions revised

# **Document Improvement**

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

		(	Corrections and Applicable Item	S	Pages in this
No.		Document No.	English	R01UH0889EJ0101	document for corrections
1	43.3.2	Supply current char	acteristics	Page 1228 to Page 1233	Page 3 to Page 7

Incorrect: Bold with underline; Correct: Gray hatched

# **Revision History**

RL78/I1C Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0120A/E	Jan. 20, 2023	First edition issued
		Corrections No.1 revised (this document)



 $(T_A = -40 \text{ to } +85^\circ \text{ C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0 \text{V})$ 

# 1. 43.3.2 Supply current characteristics (Page 1228 to Page 1233)

#### Incorrect:

#### 43.3.2 Supply current characteristics

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	f <sub>IH</sub> = 32 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.5		mA
current <sup>Note 1</sup>		mode	speed main)		operation	V <sub>DD</sub> = 3.0 V		2.5		mA
			mode <sup>Note 5</sup>		Normal	V <sub>DD</sub> = 5.0 V		5.6	9.1	mA
					operation	V <sub>DD</sub> = 3.0 V		5.6	9.1	mA
				f⊩ = 15 kHz,	Normal			5.0	13	μA
				T <sub>A</sub> = +85°C Note 7	operation					

 Notes
 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub>, V<sub>RTC</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. The values below the MAX. column, include the peripheral operation current. However, not including the current flowing into the.

 LCD controller/driver, 12-bit A/D converter, ΔΣA/D converter, LVD circuit, battery backup, circuit, J/O port, and on-chip pull-up/pull-down resistors.

- 2. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- 4. When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1). <u>However, not including the current flowing into independent power supply RTC, 12-bit interval timer.</u>
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

#### 2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz

#### 2.1 V ≤ VDD ≤ 5.5 V@1 MHz to 6 MHz

- LS (low-speed main) mode: 1.8 V ≤ VDD ≤ 5.5 V@1 MHz to 8 MHz
- LP (low-power main) mode: 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz
- LV (low-voltage main) mode: 1.6 V ≤ VDD ≤ 5.5 V@1 MHz to 4 MHz
- When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.

### Correct:

(1/6)

#### 43.3.2 Supply current characteristics

#### $(T_A = -40 \text{ to } +85^\circ \text{ C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0\text{V})$

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS (high-	fiH = 32 MHz <sup>Note 3</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.5		mA
current <sup>Note 1</sup>		mode	speed main)		operation	V <sub>DD</sub> = 3.0 V		2.5		mA
			mode <sup>Note 5</sup>		Normal	V <sub>DD</sub> = 5.0 V		5.6	9.1	mA
					operation	V <sub>DD</sub> = 3.0 V		5.6	9.1	mA
				f⊾ = 15 kHz,	Normal			5.0	13	μA
				T <sub>A</sub> = +85°C Note 7	operation					

Notes 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub>, V<sub>RTC</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.
The currents in the "TYP." column do not include the operating currents of the peripheral modules.
The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the LCD controller/driver, 12-bit A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the independent power supply RTC.

- 2. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- 3. When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. When setting ultra-low current consumption (AMPHS1 = 1).



(1/6)

- **6.** When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- 7. When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- **Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - **2.**  $f_{H:}$  High-speed on-chip oscillator clock frequency
  - 3. f<sub>IM</sub>: Middle-speed on-chip oscillator clock frequency
  - $\textbf{4.} \quad f_{\text{IL}}: \quad \text{Low-speed on-chip oscillator clock frequency}$
  - 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

Date: Jan. 20, 2023

 Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz 2.1 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 6 MHz

LS (low-speed main) mode:  $1.8 V \le V_{DD} \le 5.5 V@1 MHz$  to 8 MHz LP (low-power main) mode:  $1.8 V \le V_{DD} \le 5.5 V@1 MHz$ 

LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$  to 4 MHz

- When high-speed on-chip oscillator, low-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.
- 7. When high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped.

# **Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- 2. fn: High-speed on-chip oscillator clock frequency
- 3. fim: Middle-speed on-chip oscillator clock frequency
- 4. fil: Low-speed on-chip oscillator clock frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



#### (T<sub>A</sub> = −40 to +85° C, 1.6 V ≤ AV<sub>DD</sub> = EV<sub>DD</sub> = V<sub>DD</sub> ≤ 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = EV<sub>SS</sub> = 0V)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	HS (high-speed	fiH = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.69	1.9	mA
current <sup>Note 1</sup>		mode	main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 3.0 V		0.68	1.9	mA
				fclk = 32 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		1.2	2.2	mA
				PLL operation	V <sub>DD</sub> = 3.0 V		1.2	2.2	mA
				fili = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.56	1.5	mA
					V <sub>DD</sub> = 3.0 V		0.56	1.5	mA
				fin = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.49	1.2	mA
					V <sub>DD</sub> = 3.0 V		0.49	1.2	mA
				fin = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.41	1.0	mA
					V <sub>DD</sub> = 3.0 V		0.41	1.0	mA
				fiH = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.36	0.8	mA
					V <sub>DD</sub> = 3.0 V		0.36	0.8	mA
		fill = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.33	0.7	mA		
					V <sub>DD</sub> = 3.0 V		0.33	0.7	mA
			LS (low-speed	fiH = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		290	755	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		290	755	μA
			(MCSEL = 0)	f <sub>IH</sub> = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		240	655	μA
					V <sub>DD</sub> = 2.0 V		240	655	μA
				fiH = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		210	556	μA
					V <sub>DD</sub> = 2.0 V		210	556	μA
			LS (low-speed	f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		220	450	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		220	450	μA
			(MCSEL = 1)	fim = 4 MHz <sup>Nete 2</sup>	V <sub>DD</sub> = 3.0 V		60	350	μA
					V <sub>DD</sub> = 2.0 V		60	350	μA
			LV (low-voltage	f⊪ = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		625	1200	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		625	1200	μA
			LP (low-power	fin = 1 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		200	410	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		200	410	μA
			(MCSEL = 1)	fim = 1 MHz <sup>Note.8</sup>	V <sub>DD</sub> = 3.0 V		35	150	μA
					V <sub>DD</sub> = 2.0 V		35	150	μA
			HS (high-speed	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.15	mA
			main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.53	1.35	mA

# Date: Jan. 20, 2023

(3/6)

#### $(T_A = -40 \text{ to } +85^\circ \text{ C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0\text{V})$ (3/6)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	HS (high-speed	fin = 32 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.69	1.9	mA
current <sup>Note 1</sup>		mode	main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 3.0 V		0.68	1.9	mA
				fclk = 32 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		1.2	2.2	mA
				PLL operation	V <sub>DD</sub> = 3.0 V		1.2	2.2	mA
				fili = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.56	1.5	mA
					V <sub>DD</sub> = 3.0 V		0.56	1.5	mA
				fiH = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.49	1.2	mA
					V <sub>DD</sub> = 3.0 V		0.49	1.2	mA
				fiH = 12 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.41	1.0	mA
					V <sub>DD</sub> = 3.0 V		0.41	1.0	mA
				fin = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.36	0.8	mA
					V <sub>DD</sub> = 3.0 V		0.36	0.8	mA
				fin = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.33	0.7	mA
					V <sub>DD</sub> = 3.0 V		0.33	0.7	mA
			LS (low-speed	fin = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		290	755	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		290	755	μA
			(MCSEL = 0)	fin = 6 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		240	655	μA
					V <sub>DD</sub> = 2.0 V		240	655	μA
				fin = 3 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		210	556	μA
					V <sub>DD</sub> = 2.0 V		210	556	μA
			LS (low-speed	fili = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		220	450	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		220	450	μA
			(MCSEL = 1)	fim = 4 MHz <sup>Note 5</sup>	V <sub>DD</sub> = 3.0 V		60	350	μA
					V <sub>DD</sub> = 2.0 V		60	350	μA
			LV (low-voltage	fin = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		625	1200	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		625	1200	μA
			LP (low-power	f⊪ = 1 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		200	410	μA
			main) mode <sup>Note 7</sup>		V <sub>DD</sub> = 2.0 V		200	410	μA
			(MCSEL = 1)	fim = 1 MHz <sup>Note 5</sup>	V <sub>DD</sub> = 3.0 V		35	150	μA
					V <sub>DD</sub> = 2.0 V		35	150	μA
			HS (high-speed	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.15	mA
			main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.53	1.35	mA



Parameter	Symbol		Conditions					MAX.	Unit
Supply	Note 2 IDD2	HALT	LS (low-	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μA
current <sup>Note 1</sup>		mode	speed main)	V <sub>DD</sub> = 3.0 V	Resonator connection		176	485	μA
			mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μA
			(MCSEL=0)	V <sub>DD</sub> = 2.0 V					

#### $(T_A = -40 \text{ to } +85^\circ \text{ C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0\text{V})$ (4/6)

		Sub clock	fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input	0.80	6.6	μA
		operation	T <sub>A</sub> = -40°C	Resonator connection	1.00	6.8	μA
			fsus = 32.768 kHz <sup>Note 5</sup> ,	Square wave input	1.0	4.1	μA
			T <sub>A</sub> = +25°C	Resonator connection	1.4	4.3	μA
			fsus = 32.768 kHz <sup>Note 5</sup> ,	Square wave input	1.2	5.6	μA
			T <sub>A</sub> = +50°C	Resonator connection	1.6	5.7	μA
			fsus = 32.768 kHzNote 5,	Square wave input	1.6	9.0	μA
			T <sub>A</sub> = +70°C	Resonator connection	2.0	10.6	μA
			fsus = 32.768 kHz <sup>Note 5</sup> ,	Square wave input	2.80	16.2	μA
			T <sub>A</sub> = +85°C	Resonator connection	3.00	19.6	μA
			fi∟= 15 kHz <sup>Note 9</sup> ,		0.83	1.85	μA
			T <sub>A</sub> = -40°C				μA
			fiL = 15 kHz <sup>Note 9</sup> ,		1.07	2.25	μA
			T <sub>A</sub> = +25°C				μA
			fil = 15 kHz <sup>Note 9</sup> ,		2.68	28.1	μA
			T <sub>A</sub> = +85°C				μA
loos	STOP	T <sub>A</sub> = -40°C			0.47	0.95	μA
	mode <sup>No</sup>	te 8 TA = +25°C			0.66	1.60	μA
		T <sub>A</sub> = +50°C			0.84	4.80	μA
		T <sub>A</sub> = +70°C			1.22	10.60	μA
		T <sub>A</sub> = +85°C			1.94	13	μA

- Notes 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> or V<sub>SS</sub>, EV<sub>SS</sub>. The values below the MAX\_column include the peripheral operation current. However, not including the current flowing into the LCD\_ controller/driver, 12-bit A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/Q\_ port, and on-chip pull-up/pull-down resistors.
  - **2.** During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
  - When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and Subsystem clock are stopped.

Date: Jan. 20, 2023

#### $(T_A = -40 \text{ to } +85^\circ \text{ C}, 1.6 \text{ V} \le \text{AV}_{DD} = \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{AV}_{SS} = \text{V}_{SS} = \text{EV}_{SS} = 0\text{V})$ (4/6)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	Note 2 IDD2	HALT	LS (low-	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μA
current <sup>Note 1</sup>		mode	speed main)	V <sub>DD</sub> = 3.0 V	Resonator connection		176	485	μA
			mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		113	420	μΑ
			(MCSEL = 0)	V <sub>DD</sub> = 2.0 V					
		1							
			Sub clock	fsus = 32.768 kHz <sup>Note 6</sup> ,	Square wave input		0.80	6.6	μA
			operation	$T_A = -40^{\circ}C$	Resonator connection		1.00	6.8	μΑ
				fsue = 32.768 kHz <sup>Note 6</sup> ,	Square wave input		1.0	4.1	μΑ
				T <sub>A</sub> = +25°C	Resonator connection		1.4	4.3	μA
				fsue = 32.768 kHz <sup>Note 6</sup> ,	Square wave input		1.2	5.6	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		1.6	5.7	μA
				fsus = 32.768 kHz <sup>Note 6</sup> ,	Square wave input		1.6	9.0	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		2.0	10.6	μΑ
				fsue = 32.768 kHz <sup>Note 6</sup> ,	Square wave input		2.80	16.2	μA
				T <sub>A</sub> = +85°C	Resonator connection		3.00	19.6	μA
				f⊫ = 15 kHz <sup>Note 9</sup> ,			0.83	1.85	μA
				T <sub>A</sub> = -40°C					μA
				f⊫ = 15 kHz <sup>Note 9</sup> ,			1.07	2.25	μA
				T <sub>A</sub> = +25°C					μΑ
				f⊾ = 15 kHz <sup>Note 9</sup> ,			2.68	28.1	μA
				T <sub>A</sub> = +85°C					μΑ
	IDD3	STOP	T <sub>A</sub> = -40°C	1	1		0.47	0.95	μA
		mode <sup>Note 8</sup>	T <sub>A</sub> = +25°C				0.66	1.60	μA
			T <sub>A</sub> = +50°C				0.84	4.80	μΑ
			T <sub>A</sub> = +70°C				1.22	10.60	μA
			T <sub>A</sub> = +85°C				1.94	13	μA

Notes 1. Total current flowing into V<sub>DD</sub>, EV<sub>DD</sub>, and V<sub>RTC</sub> including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD</sub> V<sub>RTC</sub> or V<sub>SS</sub>, EV<sub>SS</sub>.

The following points apply in the HS (high-speed main), LS (low-speed main), LV (low-voltage main), and LP (low-power main) modes.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into LCD controller/driver, the 12-bit A/D converter, ΔΣA/D converter, LVD circuit, battery backup circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the independent power supply RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.



- 5. When operating independent power supply RTC and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped. However, not including the current flowing into the 12-bit interval timer and, watchdog timer. When high-speed on-chip oscillator and high-speed system clock are stopped.
- 6....When high-speed on-chip oscillator, high-speed system clock, and subsystem clock are. stopped. However, not including the current flowing into independent power supply RTC, 12bit interval timer, and watchdog timer.
- 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

 $\begin{array}{ll} \text{HS (high-speed main) mode:} & 2.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}@1 \ \text{MHz to } 32 \ \text{MHz} \\ & 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}@1 \ \text{MHz to } 24 \ \text{MHz} \\ & 2.5 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}@1 \ \text{MHz to } 16 \ \text{MHz} \\ & 2.4 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}@1 \ \text{MHz to } 12 \ \text{MHz} \\ & 2.1 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}@1 \ \text{MHz to } 6 \ \text{MHz} \\ \end{array}$ 

- LS (low-speed main) mode:  $1.9 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$  to 8 MHz
- LP (low-power main) mode:  $1.9 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$
- LV (low-voltage main) mode:  $1.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 4 MHz
- If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
- When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
- **Remarks** 1. f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fn: High-speed on-chip oscillator clock frequency
  - 3. fm: Middle-speed on-chip oscillator clock frequency
  - 4. fil: Low-speed on-chip oscillator clock frequency
  - 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$

## Date: Jan. 20, 2023

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.
- When high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and Subsystem clock are stopped.
- When high-speed on-chip oscillator system clock, low-speed on-chip oscillator, high-speed system clock, and Subsystem clock are stopped.
- When operating independent power supply RTC and setting ultra-low current consumption (AMPHS1 = 1). When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.8 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

 $2.7 V \le V_{DD} \le 5.5 V@1 MHz$  to 24 MHz 2.5 V  $\le V_{DD} \le 5.5 V@1 MHz$  to 16 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 12 MHz

2.1 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 6 MHz

LS (low-speed main) mode:  $1.9 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$  to 8 MHz

LP (low-power main) mode:  $1.9 V \le V_{DD} \le 5.5 V@1 MHz$ 

- LV (low-voltage main) mode:  $1.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$  to 4 MHz
- If operation of the subsystem clock when STOP mode, same as when HALT mode of subsystem clock operation.
- 9. When high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. f<sub>IH</sub>: High-speed on-chip oscillator clock frequency
  - **3.** fim: Middle-speed on-chip oscillator clock frequency
  - 4. fil: Low-speed on-chip oscillator clock frequency
  - 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 6. Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C

