RENESAS TECHNICAL UPDATE

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU	Document No.	TN-RL*-A0108A/E	Rev.	1.00		
Title	Correction for Incorrect Description Notice R Descriptions in the User's Manual: Hardware Changed	Information Category	Technical Notification				
		Lot No.					
Applicable Product	RL78/G1C Group	All lots	Reference Document	RL78/G1C User's Mar Rev. 1.21 R01UH0348EJ0121 ([

This document describes misstatements found in the RL78/G1C User's Manual: Hardware Rev. 1.21 (R01UH0348EJ0121).

Corrections

Applicable Item	Applicable Page	Contents
7.3.4 Real-time clock control register 1 (RTCC1)	Page 274	Incorrect descriptions revised
Figure 7-21. Procedure for Reading Real-time Clock	Page 287	Incorrect descriptions revised
Figure 7-22. Procedure for Writing Real-time Clock	Page 288	Incorrect descriptions revised
30.3.2 Supply current characteristics	Page 918 to Page 921	Incorrect descriptions revised
31.3.2 Supply current characteristics	Page 978 to Page 981	Incorrect descriptions revised

Document Improvement

The above corrections will be made for the next revision of the User's Manual: Hardware.



Corrections in the User's Manual: Hardware

No.		Corrections and Applicable Items					
		Document No.	English	R01UH0348EJ0121	document for corrections		
1	7.3.4 F	Real-time clock cont	rol register 1 (RTCC1)	Page 274	Page 3		
2	Figure	7-21. Procedure for	Reading Real-time Clock	Page 287	Page 4		
3	Figure	7-22. Procedure for	Page 288	Page 4			
4	30.3.2	Supply current char	Page 918 to Page 921	Page 5 to Page 8			
5	31.3.2	Supply current char	Page 978 to Page 981	Page 9 to Page 12			

Incorrect: Bold with underline; Correct: Gray hatched

Revision History

RL78/G1C Correction for incorrect description notice

Document Number	Issue Date	Description
TN-RL*-A0108A/E	Jan. 19, 2023	First edition issued
		Corrections No.1 to No.5 revised (this document)



1. 7.3.4 Real-time clock control register 1 (RTCC1) (Page 274)

Incorrect:

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag				
0 Constant-period interrupt is not generated.					
1	Constant-period interrupt is generated.				
This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is generated, it is set to "1". This flag is cleared when "0" is written to it. Writing "1" to it is invalid.					

RWST	Wait status flag of real-time clock
0	Counter is operating.
1	Mode to read or write counter value
J. J	indicates whether the setting of the RWAIT bit is valid. or writing the counter value, confirm that the value of this flag is 1.

	RWAIT	Wait control of real-time clock	
	0	Sets counter operation.	
	1	Stops SEC to YEAR counters. Mode to read or write counter value	
This bit controls the operation of the counter.			

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0.

When RWAIT = 1, it takes up to one cycle of f_{RTC} until the counter value can be read or written (RWST = 1).^{Notes 1, 2} When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

Correct:

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag				
0	Constant-period interrupt is not generated.				
1 Constant-period interrupt is generated.					
interrupt is gen	tes the status of generation of the constant-period interrupt. When the constant-period erated, it is set to "1". ared when "0" is written to it. Writing "1" to it is invalid.				

RWST	Wait status flag of real-time clock			
0	Counter is operating.			
1	Mode to read or write counter value			
This status flag indicates whether the setting of the RWAIT bit is valid.				

Before reading or writing the counter value, confirm that the value of this flag is 1.

RWAIT	Wait control of real-time clock
0	Sets counter operation.
1	Stops SEC to YEAR counters. Mode to read or write counter value

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the internal counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to one cycle of f_{RTC} until the counter value can be read or written (RWST =

1).^{Notes 1, 2} When the internal counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.



2. Figure 7-21. Procedure for Reading Real-time Clock (Page 287)

Incorrect:

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1

second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence.

All the registers do not have to read and only some registers may be read.

3. Figure 7-22. Procedure for Writing Real-time Clock (Page 288)

Incorrect:

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

- Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
 - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.

All the registers do not have to be set and only some registers may be written.

Date: Jan. 19, 2023

Correct:

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When reading to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence. All the registers do not have to read and only some registers may be read.

Correct:

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

- Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second. When writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second). Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.
 - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counter operates (RTCE = 1), rewrite the values of the MIN register after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.
- Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence. All the registers do not have to be set and only some registers may be written.



4. 30.3.2 Supply current characteristics (Page 918 to Page 921)

Incorrect:

30.3.2 Supply current characteristics

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	DD1	Operating	HS (High-speed	fносо = 48 MHz	Basic	V _{DD} = 5.0 V		1.7		mA
current		mode	main) mode ^{Note 6}	fili = 24 MHz Note 3	operation	V _{DD} = 3.0 V		1.7		mA
Note 1					Normal	V _{DD} = 5.0 V		3.7	5.5	mA
					operation	V _{DD} = 3.0 V		3.7	5.5	mA

			fsub = 32.768 kHz Note 4	Normal operation	Square wave input	2	1.2	6.3	μA
		T _A = +70°C		Resonator connection	4	1.3	6.4	μA	
			f _{SUB} = 32.768 kHz Note 4		Square wave input	4	1.8	7.7	μA
			T _A = +85°C		Resonator connection	2	1.9	7.8	μA

Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX, column include the peripheral operation. current. However, not including the current flowing into the A/D converter, LVD circuit, I/O. port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the. RTC, 12-bit interval timer, and watchdog timer.
- When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

Date: Jan. 19, 2023

Correct:

30.3.2 Supply current characteristics

$(T_A = -40 \text{ to } +85^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	DD1	Operating	HS (High-speed	fносо = 48 MHz	Basic	V _{DD} = 5.0 V		1.7		mA
current		mode	main) mode ^{Note 6}	f⊪ = 24 MHz Note 3	operation	V _{DD} = 3.0 V		1.7		mA
Note 1					Normal	V _{DD} = 5.0 V		3.7	5.5	mA
					operation	V _{DD} = 3.0 V		3.7	5.5	mA

		f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input	4.2	6.3	μA
		T _A = +70°C		Resonator connection	4.3	6.4	μA
		f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input	4.8	7.7	μA
		T _A = +85°C		Resonator connection	4.9	7.8	μA

• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

 The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, USB 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz



(1/2)

Remarks 1. fHOCO: High-speed on-chip oscillator clock frequency (Max. 48 MHz)

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- **3.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fclk: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

Date: Jan. 19, 2023

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- 3. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. f_{CLK} : CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C



$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (High-	fносо = 48 MHz	V _{DD} = 5.0 V		0.67	1.25	mA
current	Note 2	mode	speed main)	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.67	1.25	mA
Note 1			mode Note 9	fHOCO = 24 MHz Note Z	V _{DD} = 5.0 V		0.50	0.86	mA
				f _{IH} = 12 MHz ^{Note 4}	V _{DD} = 3.0 V		0.50	0.86	mA
				fHOCO = 12 MHz Nate Z	V _{DD} = 5.0 V		0.41	0.67	mA
				f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 3.0 V		0.41	0.67	mA
				fHOCO = 6 MHz Note.7	V _{DD} = 5.0 V		0.37	0.58	mA
				fiH = 3 MHz Note 4	V _{DD} = 3.0 V		0.37	0.58	mA
			HS (High-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
			mode Note 9	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			HS (High-	f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.91	1.52	mA
			speed main)	fclk = 24 MHz Note 3	V _{DD} = 3.0 V		0.91	1.52	mA
			mode (PLL	f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.85	1.28	mA
			operation)	fclk = 12 MHz Note 3	V _{DD} = 3.0 V		0.85	1.28	mA
			Note.9	f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.82	1.15	mA
				fclk = 6 MHz ^{Note 3}	V _{DD} = 3.0 V		0.82	1.15	mA

	Note.6		$T_A = -40^{\circ}C$		0.18	0.50	μA
		mode Note 8	T _A = +25°C		0.23	0.50	μA
			T _A = +50°C		0.26	1.10	μA
			T _A = +70°C		0.29	1.90	μA
			T _A = +85°C		0.90	3.30	μA

- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The values below the MAX, column include the peripheral operation. current. However, not including the current flowing into the A/D converter, LVD circuit, USB. 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is. included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.

© 2023 Renesas Electronics Corporation. All rights reserved.



Date: Jan. 19, 2023

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (High-	fносо = 48 MHz	V _{DD} = 5.0 V		0.67	1.25	mA
current	Note 2	mode	speed main)	fili = 24 MHz Note 4	V _{DD} = 3.0 V		0.67	1.25	mA
Note 1			mode Note 8	fHOCO = 24 MHz Note 6	V _{DD} = 5.0 V		0.50	0.86	mA
				fili = 12 MHz Note 4	V _{DD} = 3.0 V		0.50	0.86	mA
				fHOCO = 12 MHz Note 6	V _{DD} = 5.0 V		0.41	0.67	mA
				fill = 6 MHz Note 4	V _{DD} = 3.0 V		0.41	0.67	mA
				fHOCO = 6 MHz ^{Note 6}	V _{DD} = 5.0 V		0.37	0.58	mA
				fiH = 3 MHz Note 4	V _{DD} = 3.0 V		0.37	0.58	mA
			HS (High-	$f_{MX} = 20 \text{ MHz} ^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
			mode Note 8	$f_{MX} = 20 \text{ MHz} ^{\text{Note 3}},$	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				f_{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				$f_{MX} = 10 \text{ MHz} ^{\text{Note 3}},$	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			HS (High-	f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.91	1.52	mA
			speed main)	fclk = 24 MHz Note 3	V _{DD} = 3.0 V		0.91	1.52	mA
			mode (PLL	fpll = 48 MHz,	V _{DD} = 5.0 V		0.85	1.28	mA
			operation)	fclk = 12 MHz Note 3	V _{DD} = 3.0 V		0.85	1.28	mA
			Note 8	fpll = 48 MHz,	V _{DD} = 5.0 V		0.82	1.15	mA
				fclk = 6 MHz Note 3	V _{DD} = 3.0 V		0.82	1.15	mA

IDD3	-	$T_A = -40^{\circ}C$		0.18	0.50	μA
	mode Note 7	T _A = +25°C		0.23	0.50	μA
		T _A = +50°C		0.26	1.10	μA
		T _A = +70°C		0.29	1.90	μA
		T _A = +85°C		0.90	3.30	μA

Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The following points apply in the HS (high-speed main) mode.

- The currents in the "TYP." column do not include the operating currents of the peripheral modules.
- The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, USB 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- <u>7</u>. When Operating frequency setting of option byte = 48 MHz. When f_{HOCO} is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **9.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

Remarks 1. fHOCO: High-speed on-chip oscillator clock frequency (Max. 48 MHz)

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- 3. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- **5.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fclk: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$

Date: Jan. 19, 2023

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- When Operating frequency setting of option byte = 48 MHz. When fHoco is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- 8. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- 3. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fcLK: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C



5. 31.3.2 Supply current characteristics (Page 978 to Page 981)

Incorrect:

31.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply current	IDD1	Operating mode	HS (High-speed main) mode ^{Note 6}	fносо = 48 MHz fiн = 24 MHz ^{Note 3}	Basic operation	$V_{DD} = 5.0 V$ $V_{DD} = 3.0 V$		1.7 1.7		mA mA
Note 1			,		Normal	V _{DD} = 5.0 V		3.7	5.8	mA
					operation	V _{DD} = 3.0 V		3.7	5.8	mA

		fsub = 32.768 kHz Note 4	Normal operation	Square wave input	4.8	7.7	μA
		T _A = +85°C		Resonator connection	4.9	7.8	μA
		f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input	6.9	19.7	μA
		T _A = +105°C		Resonator connection	7. 0	19.8	μA

- Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX, column include the peripheral operation. current. However, not including the current flowing into the A/D converter, LVD circuit, I/O. port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the... RTC, 12-bit interval timer, and watchdog timer.
 - When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
 - 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

Date: Jan. 19, 2023

Correct:

31.3.2 Supply current characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	DD1	Operating	HS (High-speed	fносо = 48 MHz	Basic	V _{DD} = 5.0 V		1.7		mA
current		mode	main) mode ^{Note 6}	f⊪ = 24 MHz ^{Note 3}	operation	V _{DD} = 3.0 V		1.7		mA
Note 1					Normal	V _{DD} = 5.0 V		3.7	5.8	mA
					operation	V _{DD} = 3.0 V		3.7	5.8	mA

		f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input	4.8	7.7	μA
		T _A = +85°C		Resonator connection	4.9	7.8	μA
		f _{SUB} = 32.768 kHz Note 4	Normal operation	Square wave input	6.9	19.7	μA
		T _A = +105°C		Resonator connection	7.0	19.8	μA

Notes 1. Total current flowing into V_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The following points apply in the HS (high-speed main) mode.

• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, USB 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz



(1/2)

Remarks 1. fHOCO: High-speed on-chip oscillator clock frequency (Max. 48 MHz)

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- **3.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fclk: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

Date: Jan. 19, 2023

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- 3. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. f_{CLK} : CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C



$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT	HS (High-	fносо = 48 MHz	V _{DD} = 5.0 V		0.67	2.25	mA
current	Note 2	mode	speed main)	fill = 24 MHz Note 4	V _{DD} = 3.0 V		0.67	2.25	mA
Note 1			mode-Note 3	fHOCO = 24 MHz Note Z	V _{DD} = 5.0 V		0.50	1.55	mA
				fili = 12 MHz Note 4	V _{DD} = 3.0 V		0.50	1.55	mA
				fHOCO = 12 MHz Note Z	V _{DD} = 5.0 V		0.41	1.21	mA
				f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 3.0 V		0.41	1.21	mA
				fHOCO = 6 MHz Note.Z	V _{DD} = 5.0 V		0.37	1.05	mA
				f _{IH} = 3 MHz ^{Note 4}	V _{DD} = 3.0 V		0.37	1.05	mA
			HS (High-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.90	mA
			speed main)	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA
			mode Note 9	f_{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.90	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	2.00	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	1.02	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA
				f_{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA
			HS (High-	fpll = 48 MHz,	V _{DD} = 5.0 V		0.91	2.74	mA
			speed main)	fclk = 24 MHz ^{Note 3}	V _{DD} = 3.0 V		0.91	2.74	mA
			mode (PLL	fpll = 48 MHz,	V _{DD} = 5.0 V		0.85	2.31	mA
			operation)	fclk = 12 MHz ^{Note 3}	V _{DD} = 3.0 V		0.85	2.31	mA
			Note 9	fpll = 48 MHz,	V _{DD} = 5.0 V		0.82	2.07	mA
				fclk = 6 MHz Note 3	V _{DD} = 3.0 V		0.82	2.07	mA

				1	 -	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-			-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	_	_	_	_	_	_	_	_																			
																																																								Γ				_	Ι		_			
	Note.6	STOP	T _A = -40°C																																																								0.1	8		0	.50		μA	١
		mode Note 8	T _A = +25°C																																																								0.2	3		0	.50		μA	١
			T _A = +50°C																																																								0.2	6		1	.10		μA	١
			T _A = +70°C																																																								0.2	9		1	.90		μA	١
			T _A = +85°C																																																						_		0.9	0	Ī	3	.30		μA	1
			T _A = +105°C																																																								2.9	4		15	5.30)	μA	١

- Notes 1. Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SD}. The values below the MAX, column include the peripheral operation. current. However, not including the current flowing into the A/D converter, LVD circuit, USB.
 2.0 host/function module. I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and, watchdog timer.

© 2023 Renesas Electronics Corporation. All rights reserved.



Date: Jan. 19, 2023

Parameter Supply current Note 1

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

r	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
	IDD2	HALT mode	HS (High-	fносо = 48 MHz	V _{DD} = 5.0 V		0.67	2.25	mA
	Note 2		speed main)	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.67	2.25	mA
			mode Note 8	fHOCO = 24 MHz Note 6	V _{DD} = 5.0 V		0.50	1.55	mA
				f _{IH} = 12 MHz ^{Note 4}	V _{DD} = 3.0 V		0.50	1.55	mA
				fHOCO = 12 MHz Note 6	V _{DD} = 5.0 V		0.41	1.21	mA
				f _{IH} = 6 MHz ^{Note 4}	V _{DD} = 3.0 V		0.41	1.21	mA
				fHOCO = 6 MHz ^{Note 6}	V _{DD} = 5.0 V		0.37	1.05	mA
				fiH = 3 MHz Note 4	V _{DD} = 3.0 V		0.37	1.05	mA
			HS (High-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.90	mA
			speed main) mode ^{Note 8}	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.90	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	2.00	mA
				f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V	Square wave input		0.19	1.02	mA
					Resonator connection		0.26	1.10	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA
			HS (High-	f _{PLL} = 48 MHz,	V _{DD} = 5.0 V		0.91	2.74	mA
			speed main)	fclk = 24 MHz Note 3	V _{DD} = 3.0 V		0.91	2.74	mA
			mode	fpll = 48 MHz,	V _{DD} = 5.0 V		0.85	2.31	mA
			(PLL operation) Note 8	fclk = 12 MHz Note 3	V _{DD} = 3.0 V		0.85	2.31	mA
				fpll = 48 MHz,	V _{DD} = 5.0 V		0.82	2.07	mA
				fclk = 6 MHz ^{Note 3}	$V_{DD} = 3.0 V$		0.82	2.07	mA

Іррз	STOP	$T_A = -40^{\circ}C$					0.18	0.50	μA
	mode Note 7	T _A = +25°C					0.23	0.50	μA
		T _A = +50°C					0.26	1.10	μA
		T _A = +70°C					0.29	1.90	μA
		T _A = +85°C					0.90	3.30	μA
		T _A = +105°C					2.94	15.30	μA

Notes 1. Total current flowing into V_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The following points apply in the HS (high-speed main) mode.

• The currents in the "TYP." column do not include the operating currents of the peripheral modules.

• The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, USB 2.0 host/function module, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

Page 11 of 12

(2/2)

- 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- <u>7</u>. When Operating frequency setting of option byte = 48 MHz. When f_{HOCO} is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **9.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz

2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz

Remarks 1. fHOCO: High-speed on-chip oscillator clock frequency (Max. 48 MHz)

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- **3.** f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fclk: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

Date: Jan. 19, 2023

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- When Operating frequency setting of option byte = 48 MHz. When fHOCO is divided by HOCODIV. When RDIV[1:0] = 00 (divided by 2: default).
- 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

2.4 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 16 MHz

- 2. f_H: Main system clock source frequency obtained by dividing the high-speed on-chip oscillator clock by 2,4, or 8 (Max. 24 MHz)
- 3. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- 4. fPLL: PLL oscillation frequency
- 5. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 6. fclk: CPU/peripheral hardware clock frequency
- 7. Except subsystem clock operation, temperature condition of the TYP. value is T_A = 25°C

