Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

| Product Category | MPU&MCU | Document No. | TN-H8*-A405A/E | Rev. | 1.00 | |
|-----------------------|---|-------------------------|--|------|--------|--|
| Title | Correction of errors in the H8SX/1653 Group Manual | Information Category | Technical Notification | | | |
| Applicable Product | | Lot No. | | | | |
| | H8SX/1653 Group | Reference Document | H8SX/1653 Group Hardware Manual (REJ09B0219-0100) | | Manual | |

We would like to inform you of the correction of errors in the above hardware manuals. Please refer to the following for details.

<Corrections>

Section 5 Interrupt Controller

Deletion of DTCERF, DTCERG, and DTCERH (1) Page 117, 5.6.5 DTC and DMAC Activation by Interrupt

[Before Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

- Description omitted (no changes) -

[After Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to **DTCERE** of the DTC.

- Description omitted (no changes) -



(2) Page 118, 5.6.5 DTC and DMAC Activation by Interrupt [Before Change]

(3) Operation Order

- Description omitted (no changes) -

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.

[After Change]

(3) Operation Order

- Description omitted (no changes) -

Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to **DTCERE** of the DTC, and the DISEL bit in MRB of the DTC.


Section 8 Data Transfer Controller

Deletion of DTCERG, and DTCERH in DTCER

(1) Page 308, DTCER description in figure 8.1, Block Diagram of DTC

[Before Change]

[After Change]



(2) Page 309, section 8.2, Register Descriptions

Deletion of DTCERG, and DTCERH in DTCER

[Before Change]

• DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTCERH)

[After Change]

• DTC enable registers A to E (DTCERA to DTCERE)



(3) Page 314, section 8.2.7, DTC Enable Register

Deletion of DTCERG, and DTCERH in DTCER

[Before Change]

8.2.7 DTC enable registers A to E, G, and H (DTCERA to DTCERE, DTCERG, and DTCERH)

DTCER, which is comprised of eight registers, DTCERA to DTCERE, **DTCERG**, and **DTCERH**, is a register that specifies DTC activation interrupt sources.

[After Change]

8.2.7 DTC Enable Register A to E (DTCERA to DTCERE)

DTCER, which is comprised of five registers, DTCERA to DTCERE, is a register that specifies DTC activation interrupt sources.

Section 9 I/O Ports

(1) Page 380, table 9.5, Available Output Signald and Settings in Each Port

[Before Change]

| Port | Output Specification Signal Name | Output Signal Name | Signal Selection Register Settings | Peripheral Module Settings |
|------|--|-----------------------|---------------------------------------|---|
| PA | 1 | BACK_OE | BACK | SYSCRE.EXPE = 1, BCR1.BRLE = 1 |
| | | (RD/WR)_OE | RD/WR | SYSCR.EXPE = 1, PFCR2.REWRE = 1 or SRAMCR.BCSELn = 1 |

[After Change]

| Port | Output Specification Signal Name | Output Signal Name | Signal Selection Register Settings | Peripheral Module Settings |
|------|--|-----------------------|---------------------------------------|---|
| PA | 1 | BACK_OE | BACK | SYSCRE.EXPE = 1, BCR1.BRLE = 1 |
| | | (RD/WR)_OE | RD/WR | SYSCR.EXPE = 1, PFCR2. RDWRE = 1 or SRAMCR.BCSELn = 1 |

Section 12 8-Bit Timers (TMR)

(1) Description in section 12.7.2, A/D Converter Activation on page 525.

[Before Change]

The A/D converter can be activated only by TMR_0 compare match A. *

If the ADTE bit in TCSR_0 is set to 1 when the CMFA flag in TCSR_0 is set to 1 by the occurrence of TMR_0 compare match A,

a request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the

A/D converter side at this time, A/D conversion is started.

Note: * Available only in unit 0 and unit 1.

[After Change]

The A/D converter can be activated only by TMR_0 or TMR_2 compare match A. *

If the ADTE bit in TCSR_0 is set to 1 when the CMFA flag in TCSR_0 is set to 1 by the occurrence of compare match A, a

request to start A/D conversion is sent to the A/D converter. If the 8-bit timer conversion start trigger has been selected on the

A/D converter side at this time, A/D conversion is started.

Note: * Available only in unit 0 and unit 1.



Γ

| efore Change] erial Status Reg • When SMI Bit Bit Name Initial Value | | | | | | | | |
|---|------------------------------------|--|--|--------------------------------------|--------|------|-------------|---------------------------------|
| When SMI Bit Bit Name Initial Value | IF in SCMR = | | | | | | | |
| Bit Bit Name Initial Value | | | | | | | | |
| Bit Name Initial Value | 7 | = 0 | | | | | | |
| Initial Value | | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TDRE | RDRF | ORER | FRE | PER | TEND | MPB | MPBT |
| | e 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R | R | R/W |
| Note: * On | lly 0 can be w | vritten, to cle | ear the flag. | | | | | |
| | | | | | | | | |
| fter Change] | | | | | | | | |
| When SMI | IF in SCMR - | = 0 | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Bit Name | TDRE | RDRF | ORER | FER | PER | TEND | MPB | MPBT |
| Initial Value | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| R/W | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R/(W)* | R | R | R/W |
| efore Change] ble 14.3, Relat | tionships be | etween N Se | | | | te B | | |
| synchronous (| | etween N Se Bit Rate F | etween N Se | | | te B | D | r ror escription omit |
| efore Change] ible 14.3, Relat ode synchronous ode | tionships be ABCS Bit 0 | etween N Se Bit Rate B = | etting in BR | R and Bit F | | te B | D | |
| efore Change] ible 14.3, Relat ode synchronous ode | tionships be ABCS Bit | etween N Se Bit Rate B = F 64 × | etween N Se etting in BR $P\phi \times 10^6$ $2^{2n-1} \times B$ $P\phi \times 10^6$ | R and Bit F | | te B | D | escription omit |
| efore Change] ible 14.3, Relat ode synchronous ode | tionships be ABCS Bit 0 | etween N Se Bit Rate B = F 64 × | etting in BR | R and Bit F | | te B | D | escription omit |
| efore Change] ble 14.3, Relat ode synchronous (ode fter Change] ble 14.3, Relat ode synchronous (ode | tionships be ABCS Bit 0 1 | etween N Se Bit Rate $B = \frac{F}{64 \times R}$ $B = \frac{R}{32 \times R}$ etween N Se Bit Rate | etween N Se etting in BR $p_{\phi} \times 10^{6}$ $\frac{2^{2n-1} \times B}{P \phi \times 10^{6}}$ $2^{2n-1} \times B$ | R and Bit F 1 1 R and Bit F | Rate B | te B | D (n | escription omit |



Section 23 List of Registers

(1) Page 885, section 23.1 Register Addresses (Address Order)

Deletion of DTCERG and DTCERH in DTCER

[Before Change]

| Register Name | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) |
|-----------------------|--------------|-------------------|----------------|--------|---------------|-------------------------------|
| | – Desc | ription omi | tted (no chang | ges) – | | |
| DTC enable register E | DTCERE | 16 | H'FFF28 | INTC | 16 | 2Ιφ/3Ιφ |
| DTC enable register G | DTCERG | 16 | H'FFF2C | INTC | 16 | 2Ιφ/3Ιφ |
| DTC enable register H | DTCERH | 16 | H'FFF2E | INTC | 16 | 2Ιφ/3Ιφ |
| DTC control register | DTCCR | 8 | H'FFF30 | INTC | 16 | 2Ιφ/3Ιφ |
| | – Desc | ription omi | tted (no chan | ges) – | | |

[After Change]

| Register Name | Abbreviation | Number of Bits | Address | Module | Data Width | Access Cycles (Read/Write) | | | | | | |
|-----------------------|--|-------------------|---------------|--------|---------------|-------------------------------|--|--|--|--|--|--|
| | – Desc | ription omi | tted (no chan | ges) – | | | | | | | | |
| DTC enable register E | DTCERE | 16 | H'FFF28 | INTC | 16 | 2Ιφ/3Ιφ | | | | | | |
| DTC control register | DTC control register DTCCR 8 H'FFF30 INTC 16 2lφ/3lφ | | | | | | | | | | | |
| | – Desc | ription omi | tted (no chan | ges) – | | | | | | | | |

(2) Page 899, section 23.2, Register Bits

Deletion of DTCERG, and DTCERH in INTC

[Before Change]

| Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | Module |
|--|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|----------|
| | | | — C | Description on | nitted (no cha | nges) – | | | TPU_5 |
| DTCERA to DTCERD | | | – D | escription om | itted (no char | nges) – | | | INTC |
| DTCERE | _ | _ | DTCEE13 | DTCEE12 | - | - | - | - | _ |
| | _ | - | - | - | _ | - | - | _ | _ |
| DTCERG | - | - | - | - | DTCEG11 | DTCEG10 | - | - | _ |
| | DTCEG7 | DTCEG6 | - | - | - | - | - | - | _ |
| DTCERH | DTCEH15 | DTCEH14 | - | - | - | - | - | - | _ |
| | - | - | - | - | - | - | - | - | _ |
| DTCCR | - | - | - | RRS | RCHNE | - | - | ERR | _ |
| INTCR to ISR | | | – D | escription om | itted (no char | nges) – | | | _ |
| Description omitted (no changes) – | | | | | | | | | I/O port |

| Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | Module |
|--|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|----------|
| — Description omitted (no changes) – | | | | | | | | | |
| DTCERA to – Description omitted (no changes) – | | | | | | | | | INTC |
| DTCERE | - | - | DTCEE13 | DTCEE12 | - | - | - | - | |
| | - | - | - | - | - | - | - | - | |
| DTCCR | - | - | - | RRS | RCHNE | - | - | ERR | - |
| INTCR to ISR | | | – D | escription om | itted (no chan | iges) – | | | |
| | | | – [| Description or | nitted (no cha | nges) – | | | I/O port |



(3) Page 912, section 23.3, Register States in Each Operating Mode

Deletion of DTCERG and DTCERH in INTC

[Before Chenage]

| Register Abbreviation | Reset | Sleep | Module Stop | All-Module- Clock-Stop | Software Standby | Hardware Standby | Module | | | | |
|--------------------------|-------------|-------|--------------------------------------|--------------------------------------|---------------------|---------------------|----------|--|--|--|--|
| | | | Description of | mitted (no chang | es) – | | TPU_5 | | | | |
| DTCERA to DTCERD | | | - Description omitted (no changes) - | | | | | | | | |
| DTCERE | Initialized | - | _ | - | _ | Initialized | _ | | | | |
| DTCERG | Initialized | - | - | - | - | Initialized | _ | | | | |
| DTCERH | Initialized | - | - | - | - | Initialized | _ | | | | |
| DTCCR | Initialized | - | _ | - | _ | Initialized | _ | | | | |
| INTCR to ISR | | | Description of | - Description omitted (no changes) - | | | | | | | |
| | | | Description of | mitted (no chang | es) – | | I/O port | | | | |

[After Change]

| Register Abbreviation | Reset | Sleep | Module Stop | Module | | | | | | | |
|--------------------------|-------------|-------|------------------------------------|--|--------|-------------|----------|--|--|--|--|
| | | | Description of | Description omitted (no changes) – | | | | | | | |
| DTCERA to DTCERD | | | - Description of | Description omitted (no changes) – | | | | | | | |
| DTCERE | Initialized | - | - | - | - | Initialized | _ | | | | |
| DTCCR | Initialized | - | - | – – – Initialized | | | | | | | |
| INTCR to ISR | | | Description of | Description omitted (no changes) – | | | | | | | |
| | | | Description of | omitted (no chang | ies) – | | I/O port | | | | |

