

To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

# RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Renesas Technology Corp.

Product Category	MPU&MCU		Document No.	TN-H8*-A400A/E	Rev.	1.00
Title	Correction of errors in the H8SX/1638 and H8SX/1638L Group Hardware Manual		Information Category	Technical Notification		
Applicable Product	H8SX/1638 and H8SX/1638L Group	Lot No.	Reference Document	H8SX/1638 Group , H8SX/1638L Group Hardware Manual (REJ09B0364-0200)		
		All lots				

We would like to inform you of the correction of errors in the above listed hardware manuals. Please refer to the following for details.

<Corrections>

## Section 1 Overview

Page 8, table 1.2 Comparison of Suoort Functions in the H8SX/1638 and H8SX/1638L Group

[Before Change]

Function	H8SX/1638Group	H8SX/1638LGroup
Package LQFP-144	○	○

[After Change]

Function	H8SX/1638Group	H8SX/1638LGroup
Package <b>LQFP-120</b>	○	○

Section7 Interrupt Controller

Deletion of DTCERG, and DTCERH

(1) Page 150 to 151, 7.6.5 DTC and DMAC Activation by Interrupt

[Before Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

- Description omitted (no changes) –

(2) Priority Determination

- Description omitted (no changes) –

(3) Operation Order

- Description omitted (no changes) –

Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the DISEL bit in MRB of the DTC.

[After Change]

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to **DTCERF** of the DTC.

- Description omitted (no changes) –

(2) Priority Determination

- Description omitted (no changes) –

(3) Operation Order

- Description omitted (no changes) –

Table 7.6 lists the selection of interrupt sources and interrupt source clear control by setting the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to **DTCERF** of the DTC, and the DISEL bit in MRB of the DTC.


Section 11 Data Transfer Controller

Deletion of DTCERG, and DTCERH in DTCER

(1) Page 354, DTCER description in figure 11.1, Block Diagram of DTC

[Before Change]

[After Change]



(2) Page 360, section 11.2.7, DTC Enable Register

[Before Change]

12.2.7 DTC enable registers A to H (DTCERA to DTCERF)

DTCER, which is comprised of eight registers, DTCERA to DTCERF, is a register that specifies DTC activation interrupt sources.

[After Change]

12.2.7 DTC Enable Register A to **F** (DTCERA to DTCERF)

DTCER, which is comprised of **six** registers, DTCERA to DTCERF, is a register that specifies DTC activation interrupt sources.

Section 12 I/O Ports

(1) Page 396, table 12.2 Register Configuration in Each Port

[Before Change]

Port	Number of Pins	Registers					
		DDR	DR	PORT	ICR	PCR	ODR
Ports 1 to 5		- Description omitted (no changes) -					
Port 6	6	O	O	O	O	-	-
Port A	8	O	O	O	O	-	-
Port B	4	O	O	O	O	-	-
Ports D <sup>*1</sup> to K <sup>*2</sup>		- Description omitted (no changes) -					

[Legend]

O: Register exists

—: No register exists

Note: 1. Do not access port D or E registers when PCJKE=1.

2. Do not access port J or K registers when PCJKE=0.

[After Change]

Port	Number of Pins	Registers					
		DDR	DR	PORT	ICR	PCR	ODR
Ports 1 to 5		- Description omitted (no changes) -					
Port 6 <sup>*3</sup>	6	O	O	O	O	-	-
Port A	8	O	O	O	O	-	-
Port B <sup>*4</sup>	4	O	O	O	O	-	-
Ports D <sup>*1</sup> to K <sup>*2</sup>		- Description omitted (no changes) -					

[Legend]

O: Register exists

—: No register exists

Note: 1. Do not access port D or E registers when PCJKE=1.

2. Do not access port J or K registers when PCJKE=0.

3. For port 6, only the six lower-order bits are valid (the two higher-order bits are reserved). The write value should always be the initial value.

4. For port B, only the four lower-order bits are valid (the four higher-order bits are reserved). The write value should always be the initial value.

(2) Page 422, 12.2.7 Port B, PB3 and PB2

[Before Change]

(1) PB3/ $\overline{CS3}$ / $\overline{CS7}$ -A

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, bus controller register, port function control register (PFCR), and the PB3DDR bit settings.

Module Name	Pin Function	Setting	
		Bus Controller	I/O Port
		$\overline{CS3\_OE}$	$\overline{CS7A\_OE}$ PB3DDR
- Description omitted (no changes) -			

(2) PB2/ $\overline{CS2}$ -A/ $\overline{CS6}$ -A

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, bus controller register, port function control register (PFCR), and the PB2DDR bit settings.

Module Name	Pin Function	Setting	
		Bus Controller	I/O Port
		$\overline{CS2A\_OE}$	$\overline{CS6A\_OE}$ PB2DDR
- Description omitted (no changes) -			

[After Change]

(1) PB3/ $\overline{CS3}$ / $\overline{CS7}$ -A

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, port function control register (PFCR), and the PB3DDR bit settings.

Module Name	Pin Function	Setting	
		<b>I/O Port</b>	
		$\overline{CS3\_OE}$	$\overline{CS7A\_OE}$ PB3DDR
- Description omitted (no changes) -			

(2) PB2/ $\overline{CS2}$ -A/ $\overline{CS6}$ -A

The pin function is switched as shown below according to the combination of operating mode, EXPE bit, port function control register (PFCR), and the PB2DDR bit settings.

Module Name	Pin Function	Setting	
		<b>I/O Port</b>	
		$\overline{CS2A\_OE}$	$\overline{CS6A\_OE}$ PB2DDR
- Description omitted (no changes) -			

(3) Page 445, table 12.5 Available Output Signals and Settings in Each Port, output signal name of port F

[Before Change]

Port	Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings	
PF 7	A23A_OE			- Description omitted (no changes) -	
	SCK5_OE				
	CS4C_OE	CS4	PFCR1.CS4S[A,B]=10		SYSCR.EXPE=1,PFCR0.CS4E=1
	CS5C_OE	CS5	PFCR1.CS5S[A,B]=10		SYSCR.EXPE=1,PFCR0.CS5E=1
	CS6C_OE				
	CS7C_OE			- Description omitted (no changes) -	

[After Change]

Port	Output Specification Signal Name	Output Signal Name	Signal Selection Register Settings	Peripheral Module Settings	
PF 7	A23A_OE			- Description omitted (no changes) -	
	SCK5_OE				
	CS4C_OE	<b>CS4</b>	PFCR1.CS4S[A,B]=10		SYSCR.EXPE=1,PFCR0.CS4E=1
	CS5C_OE	<b>CS5</b>	PFCR1.CS5S[A,B]=10		SYSCR.EXPE=1,PFCR0.CS5E=1
	CS6C_OE				
	CS7C_OE			- Description omitted (no changes) -	

Section 19 A/D Converter

(1) Page 784, bits 3 and 2 in ADCR\_0

[Before Change]

Bit	Bit Name	Initial Value	R/W	Description
3	CKS1	0	R/W	Clock select 1 and 0 - Description omitted (no changes) - CKS1, and CKS0 00: A/D conversion time = 530 states <sup>*2</sup> (max) 01: A/D conversion time = 266 states <sup>*2</sup> (max) 10: A/D conversion time = 134 states <sup>*2</sup> (max) 11: A/D conversion time = 68 states <sup>*2</sup> (max)
2	CKS0	0	R/W	

[After Change]

Bit	Bit Name	Initial Value	R/W	Description
3	CKS1	0	R/W	Clock select 1 and 0 - Description omitted (no changes) - CKS1, and CKS0 00: A/D conversion time = <b>528</b> states <sup>*2</sup> (max) 01: A/D conversion time = <b>268</b> states <sup>*2</sup> (max) 10: A/D conversion time = <b>138</b> states <sup>*2</sup> (max) 11: A/D conversion time = <b>73</b> states <sup>*2</sup> (max)
2	CKS0	0	R/W	

(2) Page 786, bits 3 and 2 in ADCR\_1

[Before Change]

Bit	Bit Name	Initial Value	R/W	Description
3	CKS1	0	R/W	Clock select 1 and 0 - Description omitted (no changes) - EXCKS, CKS1, and CKS0 000: A/D conversion time = 530 states <sup>*2</sup> (max) 001: A/D conversion time = 266 states <sup>*2</sup> (max) 010: A/D conversion time = 134 states <sup>*2</sup> (max) 011: A/D conversion time = 68 states <sup>*2</sup> (max) 100: A/D conversion time = 332 states <sup>*2</sup> (max) 101: A/D conversion time = 168 states <sup>*2</sup> (max) 110: A/D conversion time = 87 states <sup>*2</sup> (max) 111: A/D conversion time = 46 states <sup>*2</sup> (max)
2	CKS0	0	R/W	

[After Change]

Bit	Bit Name	Initial Value	R/W	Description
3	CKS1	0	R/W	Clock select 1 and 0 - Description omitted (no changes) - EXCKS, CKS1, and CKS0 000: A/D conversion time = <b>528</b> states <sup>*2</sup> (max) 001: A/D conversion time = <b>268</b> states <sup>*2</sup> (max) 010: A/D conversion time = <b>138</b> states <sup>*2</sup> (max) 011: A/D conversion time = <b>73</b> states <sup>*2</sup> (max) 100: A/D conversion time = <b>336</b> states <sup>*2</sup> (max) 101: A/D conversion time = <b>172</b> states <sup>*2</sup> (max) 110: A/D conversion time = <b>90</b> states <sup>*2</sup> (max) 111: A/D conversion time = <b>49</b> states <sup>*2</sup> (max)
2	CKS0	0	R/W	



(3) Page792, table19.3 A/D Conversion Characteristics (EXCK1 = 0), Table 19.4 A/D Conversion Characteristics (EXCK1 =

1: Unit 1)

[Before Change]

Table 19.3 A/D Conversion Characteristics (EXCK1 = 0)

Item	Symbol	CKS1=0						CKS1=1					
		CKS=0			CKS=1			CKS=0			CKS=1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t <sub>D</sub>	4	—	14	4	—	10	4	—	8	3	—	7
Input sampling time	t <sub>SPL</sub>	—	312	—	—	156	—	—	78	—	—	39	—
A/D conversion time	t <sub>CONV</sub>	518	—	528	262	—	268	134	—	138	69	—	73

Table 19.4 A/D Conversion Characteristics (EXCK1 = 1: Unit 1)

Item	Symbol	CKS1=0						CKS1=1					
		CKS=0			CKS=1			CKS=0			CKS=1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t <sub>D</sub>	4	—	14	4	—	10	4	—	8	3	—	7
Input sampling time	t <sub>SPL</sub>	—	120	—	—	60	—	—	30	—	—	15	—
A/D conversion time	t <sub>CONV</sub>	326	—	336	166	—	172	86	—	90	45	—	49

[After Change]

Table 19.3 A/D Conversion Characteristics (Unit 0)

Item	Symbol	CKS1=0						CKS1=1					
		CKS0=0			CKS0=1			CKS0=0			CKS0=1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t <sub>D</sub>	<b>3</b>	—	14	<b>3</b>	—	10	<b>3</b>	—	8	3	—	7
Input sampling time	t <sub>SPL</sub>	—	312	—	—	156	—	—	78	—	—	39	—
A/D conversion time	t <sub>CONV</sub>	<b>517</b>	—	528	<b>261</b>	—	268	<b>133</b>	—	138	69	—	73

Table 19.4.1 A/D Conversion Characteristics (Unit 1:EXCK1 = 0)

Item	Symbol	CKS1=0						CKS1=1					
		CKS0=0			CKS0=1			CKS0=0			CKS0=1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t <sub>D</sub>	4	—	14	4	—	10	4	—	8	4	—	7
Input sampling time	t <sub>SPL</sub>	—	312	—	—	156	—	—	78	—	—	39	—
A/D conversion time	t <sub>CONV</sub>	518	—	528	262	—	268	134	—	138	70	—	73

Table 19.4.2 A/D Conversion Characteristics (Unit 1:EXCK1 = 1)

Item	Symbol	CKS1=0						CKS1=1					
		CKS0=0			CKS0=1			CKS0=0			CKS0=1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t <sub>D</sub>	4	—	14	4	—	10	4	—	8	<b>4</b>	—	7
Input sampling time	t <sub>SPL</sub>	—	120	—	—	60	—	—	30	—	—	15	—
A/D conversion time	t <sub>CONV</sub>	326	—	336	166	—	172	86	—	90	<b>46</b>	—	49

Section 22 Flash Memory

(1) Page 843, table 22.5 On-Board Programming Mode Setting

[Before Change]

Mode Setting	EMLE	MD2	MD1	MD0
User boot mode	0	0	0	1
Boot mode	0	0	1	0
User program mode	0	1	1	0
	0	1	1	1

[After Change]

Mode Setting	EMLE	MD2	MD1	MD0
User boot mode	0	0	0	1
Boot mode	0	0	1	0
User program mode	0	1	1	0
	0	1	1	1

Section 27 Electrical Characteristics

(1) Page1045, table27.2 DC Characteristics (2)

[Before Change]

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Tree-state leakage current (off state)	– Description omitted (no changes) –						
Input pull-up MOS current	– Description omitted (no changes) –						
Input capacitance	– Description omitted (no changes) –						
Current consumption <sup>*2</sup>	Normal operation	$I_{CC}^{*4}$	– Description omitted (no changes) –				
	Sleep mode	– Description omitted (no changes) –					
	Standby mode	Software standby mode <sup>*3</sup>	—	0.15	1.1	mA	$T_a \leq 50^\circ\text{C}$
			—	—	3.5		$50^\circ\text{C} < T_a$
	Deep software standby mode	RAM retained <sup>*3</sup> RAM power supply halted	– Description omitted (no changes) –				
			– Description omitted (no changes) –				
	Hardware standby mode	—		2	7	mA	$T_a \leq 50^\circ\text{C}$
—		—	25	$50^\circ\text{C} < T_a$			
All-module-clock-stop mode <sup>*5</sup>	– Description omitted (no changes) –						
Analog power supply current	– Description omitted (no changes) –						

[After Change]

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Tree-state leakage current (off state)	– Description omitted (no changes) –						
Input pull-up MOS current	– Description omitted (no changes) –						
Input capacitance	– Description omitted (no changes) –						
Current consumption <sup>*2</sup>	Normal operation	$I_{CC}^{*4}$	– Description omitted (no changes) –				
	Sleep mode	– Description omitted (no changes) –					
	Standby mode	Software standby mode <sup>*3</sup>	—	0.15	1.1	mA	$T_a \leq 50^\circ\text{C}$
			—	—	3.5		$50^\circ\text{C} < T_a$
	Deep software standby mode	RAM retained <sup>*3</sup> RAM power supply halted	– Description omitted (no changes) –				
			– Description omitted (no changes) –				
	Hardware standby mode	—		2	7	μA	$T_a \leq 50^\circ\text{C}$
—		—	25	$50^\circ\text{C} < T_a$			
All-module-clock-stop mode <sup>*5</sup>	– Description omitted (no changes) –						
Analog power supply current	– Description omitted (no changes) –						