# **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RA*-A0090A/E	Rev.	1.00
Title	The correction and the additional specification of CANFD		Information Category	Technical Notification		
Applicable Product		Lot No.				
	RA6T2 Group	All	Reference RA6T2 Group User's Ma Document Hardware Rev.1.30			iual :

This document describes the corrections and additional specification of Message buffer RAM in CANFD.

## Before correction

28.2.57 CFDGLOCKK : Global Lock Key Register

(omission)

LOCK[15:0] bits (Lock Key)

The unlock key sequence must be written in the LOCK[15:0] bits to configure the CANFD module in FIFO OTB disable and RAM test modes.

# After correction

28.2.57 CFDGLOCKK : Global Lock Key Register

(omission)

LOCK[15:0] bits (Lock Key)

The unlock key sequence must be written in the LOCK[15:0] bits to configure the CANFD module in RAM test modes.

## **Before correction**

- 28.6.2.1 FIFO Buffers Configuration
- (omission)
- (3) FIFO depth configuration (omission)
- The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes. (omission)
- (4) FIFO payload size configuration (omission)
- The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes.

# After correction

28.6.2.1 FIFO Buffers Configuration

- (omission)
- (3) FIFO depth configuration (omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes (76 bytes including ID, etc.).

- (omission)
- (4) FIFO payload size configuration (omission)

The RAM allocation for RX message buffers along with FIFO buffers is limited to 16 messages with 64 data bytes (76 bytes including ID, etc.).



## Before correction

28.9.2.1 RAM Test Mode (omission)

The pn and CFDGTSTCFG.RTMPS[3:0] values for the MB RAMs are calculated in the following way: pn = ceil (total RAM size in bytes / number of bytes per page)

• MB RÀM:

pn = ceil (2328 / 256) = 10 pages CFDGTSTCFG.RTMPS[3:0] = 0 to 9 inclusive

## After correction

28.9.2.1 RAM Test Mode (omission)

The pn and CFDGTSTCFG.RTMPS[3:0] values for the MB RAMs are calculated in the following way: pn = ceil (total RAM size in bytes / number of bytes per page)

• MB RAM:

pn = ceil (2328 / 256) = 10 pages

CFDGTSTCFG.RTMPS[3:0] = 0 to 9 inclusive

(User should not access more than 24 Bytes in the last page)



#### Before correction

(Chapter 28.10 is not listed.)

## After correction

28.10 RAM area configuration

The RAM area used in CANFD (referred to as MRAM) can be split into the following groups as shown below in Figure 28.55:

AFL Rule Table area PFL Rule Table area

Message Buffer\*1 area (RX MB + FIFO  $\operatorname{Buffer}$  )

OTB area THL area TX MB area

Physically the RAM is the Message Buffer RAM<sup>\*2</sup> (RX MB, RX FIFO, Common FIFO<sup>\*3,</sup> TX MB, THL, OTB, AFL Rule Table, PFL Rule Table).

- \*1: Referred to as MB
- \*2: Referred to as MRAM
- \*3: Referred to as CFIFO




Figure 28.55: RAM area grouping

The MRAM area starts with the TX MB area at address 0x0000. The TX MB area is followed immediately by the THL area which is then followed immediately by the OTB area. The size of the TX MB, THL and OTB area is fixed. The OTB area is followed by the message buffer area. The message buffer area size depends on the configuration of the flat RXMBs, RXFIFOs and CFIFO. When all are configured the RX MB area is followed by the RXFIFO area which is followed by the CFIFO area.



#### RENESAS TECHNICAL UPDATE TN-RA\*-A0090A/E

The configured MRAM area can be calculated then as follows. MRAM\_cfg = RXMB\_MRAM\_cfg + RXFIFO\_MRAM\_cfg + CFIFO\_MRAM\_cfg + TXMB\_MRAM\_cfg +THL\_MRAM\_cfg + OTB\_MRAM\_cfg + AFL\_MRAM\_cfg + PFL\_MRAM\_cfg

RXMB\_MRAM\_cfg = (12 Bytes + CFDRMNB.RMPLS) \* CFDRMNB.NRXMB RXFIFO\_MRAM\_cfg = SUM((12 Bytes + CFDRFCCa.RFPLS) \* CFDRFCCa.RFDC) CFIFO\_MRAM\_cfg = (12 Bytes + CFDCFCC.CFPLS) \* CFDCFCC.CFDC TXMB\_MRAM\_cfg = 304 Bytes THL\_MRAM\_cfg = 64 Bytes OTB\_MRAM\_cfg = 160 Bytes PFL\_MRAM\_cfg = 72 Bytes AFL\_MRAM\_cfg = 512 Bytes

"a" means RX FIFO index = [0...no\_of\_RFIFOs-1] no\_of\_RFIFOs : Number of configured RX FIFOs

Note: For CFDRFCCa.RFDC, CFDCFCC.CFDC, CFDRMNB.RMPLS, CFDRMNB.NRXMB, CFDRFCCa.RFPLS and CFDCFCC.CFPLS the related number of bytes must be used.

The Table 28.30 shows the calculation of the different RAM areas used for the AFL entries, OTB buffers, TX/RX message buffers, RX/Common FIFOs and PFL entries.

RAM Name	me RAM Property RAM Area Calculation Method		RAM Values	
	Avg. rule entries		32	
AFL	No. of Bytes in a rule entry	Fixed	16	
	No. of Bytes in AFL area	Avg. rule entries * No. of Bytes in a rule entry	512	
PFL	Avg. rule entries		2	
	No. of Bytes in a rule entry	Fixed	36	
	No. of Bytes in PFL area	Avg. rule entries * No. of Bytes in a rule entry	72	
	No. of TX MBs	Fixed	4	
TX MB	No. of Bytes needed for each TX MB	Fixed	76	
	No. of Bytes in TX MB area	No. of TXMBs * No. of Bytes needed for each TXMB	304	
THL	No. of entries in 1 THL buffer	Fixed	8	
	No. of Bytes needed for each THL entry	Fixed	8	
	No. of Bytes in THL area	No. of entries in 1 THL buffer * No. of Bytes needed for each THL entry	64	
ОТВ	Avg. No. of buffers		2	
	No. of Bytes for OTB entry	Fixed	80	
	No.of Bytes in OTB area	Avg. No. of buffers * No. of Bytes for OTB entry	160	
Message Buffer	No. of RXMBs	Fixed	32	
	No. of RXFIFOs	Fixed	2	
	No. of Common FIFO	Fixed	1	
	Avg. No. of messages for RXMB and FIFO buffers		16	
	No. of Bytes for each stored message	Fixed	-	
	Average size of a Message Buffer in Bytes		76	
	No. of Bytes in Message Pool area	Avg. No. of messages for RXMB and FIFO buffers * Average size of a Message Buffer in Bytes		
	No. of Bytes Message RAM	No. of Bytes in Message Pool area + No. of Bytes in OTB area + No. of Bytes in THL area + No. of Bytes in TXMB area + No. of Bytes in PFL area + No. of Bytes in AFL area	2328	

Table 28.30 MRAM area calculation



### 28.10.1 Examples

The Figure 28.56 below shows one possible configuration.

		0x818
	AFL area	0x718
	PFL area	0x6D0
	Unused area	0x640
CFDCFCC.CFDC=1 (4 Message) CFDCFCC.CFPLS=0 (8byte) → 20byte per Message	COM FIFO 0	0x5F0
CFDRFCC1.RFDC=2 (8 Message) CFDRFCC1.RFPLS=0 (8byte) → 20byte per Message	RX FIFO 1	0x550
CFDRFCC0.RFDC=3 (16 Message) CFDRFCC0.RFPLS=5 (32byte) → 44byte per Message	RX FIFO 0	0x290
RXMD: CFDRMNB.NRXMB=4 (4 Message) CFDRMNB.RMPLS=3 (20byte) → 32byte per RXMB	RX MB	0x210
	ОТВ	0x170
	THL	0x130
	TXMB[3]	
	<u>_</u>	
	TXMB[0]	0x000
		(unit : Byte)

Figure 28.56: RX MB + FIFO buffers RAM area configuration examples

## 28.10.2 OTB Area

The OTB area starts immediately after the area allocated for THL Buffers. The OTB is a special purpose buffer used by the CANFD. This section of RAM area can be accessed only by the CPU in RAM Test mode. Buffer needs 80 Bytes and the average number of buffers is 2. Hence, the total number of Bytes allocated for the OTB is 2\*80 Bytes.

## 28.10.3 RAM initialization cycle

The number of RAM initialization cycles and the RAM number of pages are shown below.

MRAM area size	RAM initialisation cycles	RAM Test RTMPS range (*1)			
2328	584	0x <b>0</b>		0x <b>9</b>	

(pclk cycle)

