Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

RENESAS TECHNICAL UPDATE

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Renesas Technology Corp.

Draduat									
Category	MPU&MCU			Document No.	TN-H8*-A339A/E	Rev.	1.00		
Title	Changes to the DMAC Activation by Peripheral Module Interrupt in the H8SX				Information Category	Technical Notification			
	Lot No								
Applicable Product	H8SX/1657	' Group		All lots	Reference Document	See below.			
Thank yo We would H8SX/16	u for your con d like to inforr 57 Group Hare	sistent patron n you of the dware Manua	age of Renesas ser following changes I.	niconductor on the DMA	products. C activation by	the peripheral module	interrupt	in the	
1. Modific	ation in the D	MA Controller	r Register						
[Before c	:hange]								
 7.3 Register Descriptions 7.3.6 DMA Mode Control Register (DMDR) 									
D:4	Pit Nama	Initial							
BIL	DILINAIIIE	Value	R/W	Description					
5	DTA	0	R/W R/W	Description	er Acknowledge				
<u>ы</u> 5	DTA	0	R/W	Description Data Transfe When the or source, this	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a lo 1.	DMAC ac	tivation	
5	DTA	0	R/W	Description Data Transfe When the or source, this	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a o 1.	DMAC ac	tivation	
5	DTA ange]	0	R/W	Description Data Transfe When the or source, this	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a lo 1.	DMAC ac	tivation	
5 [After ch: 7.3 F 7.3.6 I	DTA ange] Register Descr DMA Mode C	value 0 iptions ontrol Regist	R/W R/W	Description Data Transfe When the or source, this	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a loo 1.	DMAC ac	tivation	
5 [After ch 7.3 F 7.3.6 I	DTA DTA ange] Register Descr DMA Mode C	0 iptions ontrol Regist	R/W R/W	Description Data Transfe When the or source, this	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a o 1.	DMAC ac	tivation	
5 [After cha 7.3 F 7.3.6 I Bit	DTA DTA ange] Register Descr DMA Mode C Bit Name	0 iptions ontrol Regist Initial Value	R/W R/W er (DMDR) R/W	Description Data Transfe When the or source, this Description	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a loo 1.	DMAC ac	tivation	
5 [After ch 7.3 F 7.3.6 I Bit 5	ange] Register Descr DMA Mode C Bit Name DTA	0 iptions ontrol Regist Initial Value 0	R/W R/W er (DMDR) R/W R/W	Description Data Transfe When the or source, this Description Data Transfe	er Acknowledge n-chip module in bit must be set t	terrupt is selected as a lo 1.	DMAC ac	tivation	
5 [After ch. 7.3 F 7.3.6 I Bit 5	ange] Register Descr DMA Mode C Bit Name DTA	Value 0 iptions ontrol Regist Initial Value 0	R/W R/W er (DMDR) R/W R/W	Description Data Transfe When the or source, this Description Data Transfe This bit is va module inter by DMRSR	er Acknowledge n-chip module in bit must be set t er Acknowledge lid while the DM rupt. This bit de is cleared or not	terrupt is selected as a loo 1. A transfer is performed cides whether the source	DMAC ac	tivation	
5 [After ch 7.3 F 7.3.6 I Bit 5	DTA DTA ange] Register Descr DMA Mode C Bit Name DTA	Value 0 iptions ontrol Regist Initial Value 0	R/W R/W er (DMDR) R/W R/W	Description Data Transfe When the or source, this Description Data Transfe This bit is va module inter by DMRSR i 0: The source performed is not clear CPU or D	er Acknowledge n-chip module in bit must be set t er Acknowledge lid while the DM rupt. This bit de is cleared or not ce flag is not clea d by the on-chip ared by the DMA TC transfer.	terrupt is selected as a lo 1. A transfer is performed cides whether the source ared while the DMA tran module interrupt. Since transfer, it should be cl	by the on by the on se flag sel- sfer is the source eared by	tivation h-chip ected ce flag the	
5 [After ch. 7.3 F 7.3.6 I Bit 5	DTA DTA Register Descr DMA Mode C Bit Name DTA	Value 0 iptions ontrol Regist Initial Value 0	R/W R/W er (DMDR) R/W R/W	Description Data Transfe When the or source, this Description Data Transfe This bit is va module inter by DMRSR i 0: The source performed is not clea CPU or D 1: The source the on-ch the DMA	er Acknowledge h-chip module in bit must be set t er Acknowledge lid while the DM rupt. This bit de is cleared or not the flag is not cleared by the on-chip ared by the DMA TC transfer. the flag is cleared ip module interrut transfer, there is TC.	A transfer is performed cides whether the source ared while the DMA tran module interrupt. Since transfer, it should be cl while the DMA transfer upt. Since the source fla no need to request an	DMAC ac by the on the flag self sfer is the source leared by the source is perform g is clear interrupt t	tivation -chip ected ce flag the med by ed by o the	



2. Modification in the DMA Controller Activation Source

[Before change]

7.5.3 Activation Sources

(2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interrupt) is used as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer is started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module request select register (DMRSR). The activation sources are specified to the individual channels. Table 7.5 is a list of on-chip module interrupts for the DMAC.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the interrupt controller. Therefore, the DMAC is not affected by priority given in the interrupt controller.

When the DMAC is activated by the activation source which is selected while DTE = 1, the interrupt request flag is automatically cleared by a DMA transfer. If multiple channels use a single transfer request as an activation source, when the channel having priority is activated, the interrupt request flag is cleared. In this case, other channels may not be activated because the transfer request is not held in the DMAC.

When an activation source is selected while DTE = 0, the activation source does not request a transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source is cleared to 0 before writing 1 to the DTE bit.

[After change]

7.5.3 Activation Sources

(2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interrupt) is used as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer is started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module request select register (DMRSR). The activation sources are specified to the individual channels. Table 7.5 is a list of on-chip module interrupts for the DMAC.

The interrupt request selected as an activation source can simultaneously generate interrupt requests to the CPU or DTC. For details, see section 5, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the interrupt controller. Therefore, the DMAC is not affected by priority given in the interrupt controller.

When the DMAC is activated with DTA = 1, the interrupt request flag is automatically cleared by a DMA transfer. If multiple channels use a single transfer request as an activation source, when the channel having priority is activated, the interrupt request flag is cleared. In this case, other channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated with DTA = 0, the interrupt request flag is not cleared by the DMAC. It should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not request a transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source is cleared to 0 before writing 1 to the DTE bit.



3. Modification in the DTC and DMAC Activation by the Interrupt Controller

[Before change]

5.6.5 DTC and DMAC Activation by Interrupt

Selection of Interrupt Sources: The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTA = 1 in DMDR) and the DTE bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU by clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transfer counter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to 0 after the DTC data transfer.

When the same interrupt source is set as both the DTC activation source and CPU interrupt source, the DTC must be given priority over the CPU. If the IPSETE bit in CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, the CPUP setting or the IPR setting corresponding to the interrupt source must be set to lower than or equal to the DTCP setting. If the CPU is given priority over the DTC, the DTC may not be activated, and the data transfer may not be performed.

Priority Determination: Omitted (No changes)

Operation Order: If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is selected as the DTC or DMAC activation source or CPU interrupt source, respective operations are performed independently.

Table 5.6 lists the selection of DMAC activation sources and the selection of interrupt sources and interrupt source clear control by means of the setting of the DTCE bit in DTCERA to DTCERH of the DTC and the DISEL bit in MRB of the DTC.

DMAC Setting	DTC Setting		Interrupt Source Selection/Clear Control			
DTE	DTCE	DISEL	DMAC	DTC	CPU	
0	0	*	Х	Х	\checkmark	
	1	0	Х	\checkmark	Х	
		1	х	0	0	
1	*	*	\checkmark	Х	Х	_

Table 5.6 Interrupt Source Selection and Clear Control

[Legend]

 $\sqrt{2}$: The corresponding interrupt is used. The interrupt source is cleared.

(The interrupt source flag must be cleared in the CPU interrupt handling routine.)

O: The corresponding interrupt is used. The interrupt source is not cleared.

X: The corresponding interrupt is not available.

*: Don't care.

Usage Note: The interrupt sources of the SCI and A/D converter are cleared according to the setting shown in table 5.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority should be assigned.



[After change]

5.6.5 DTC and DMAC Activation by Interrupt

Selection of Interrupt Sources: The activation source for each DMAC channel is selected by DMRSR. The selected activation source is input to the DMAC through the select circuit. When transfer by an on-chip module interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in DMDR is set to 1, the interrupt source selected for the DMAC activation source is controlled by the DMAC and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources or CPU interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU by clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transfer counter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to 0 after the DTC or DMAC data transfer.

When the same interrupt source is set as both the DTC or DMAC activation source and CPU interrupt source, the DTC must be given priority over the CPU. If the IPSETE bit in CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, the CPUP setting or the IPR setting corresponding to the interrupt source must be set to lower than or equal to the DTCP or DMAP setting. If the CPU is given priority over the DTC or DMAC, the DTC or DMAC may not be activated, and the data transfer may not be performed.

Priority Determination:

Omitted (No changes)

Operation Order: If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is selected as the DTC or DMAC activation source or CPU interrupt source, respective operations are performed independently. Table 5.6 lists the selection of interrupt sources and interrupt source clear control by means of the setting of the DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC and the DISEL bit in MRB of the DTC.

DMAC Setting	DTC Setting		Interrupt Source Selection/Clear Control			
DTA	DTCE	DISEL	DMAC	DTC	CPU	
0	0	*	0	Х		
	1	0	0	\checkmark	Х	
		1	0	0	\checkmark	
1	*	*	\checkmark	Х	Х	

Table 5.6 Interrupt Source Selection and Clear Control

[Legend]

 $\sqrt{2}$: The corresponding interrupt is used. The interrupt source is cleared.

(The interrupt source flag must be cleared in the CPU interrupt handling routine.)

O: The corresponding interrupt is used. The interrupt source is not cleared.

X: The corresponding interrupt is not available.

*: Don't care.

Usage Note: The interrupt sources of the SCI and A/D converter are cleared according to the setting shown in table 5.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DTCP = DMAP) should be assigned.

4. Target Product

Reference Document:

H8SX/1657 Group Hardware Manual (Rev. 1.00 REJ09B0106-0100Z)

