

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-760-A017A/E	Rev.	1.00
Title	The change description about 64-Mbit synchronous DRAM connection.		Information Category	Technical Notification		
Applicable Product	HD6417615ARF, HD6417615ARFV, HD6417615ARBP, HD6417615ARBPV, HD6417616SF	Lot No.	Reference Document	SH7615 Group Hardware Manual (REJ09B0157-0200O) SH7616 Hardware Manual (REJ09B0292-0200)		
		ALL				

We would like to inform you of the following change description about 64-Mbit synchronous DRAM connection in the hardware manual.

Hardware manual

7.5.11 64-Mbit Synchronous DRAM (2Mwords × 32 Bits) Connection

[Before change]

Synchronous DRAM Mode Settings: To make mode settings for the synchronous DRAM, write to address X + H'FFFF0000 or X + H'FFFF8000 from the CPU. (X represents the setting value.) Whether to use X + H'FFFF0000 or X + H'FFFF8000 determines on the synchronous DRAM used.

[After change]

Synchronous DRAM Mode Settings: To make mode settings for the synchronous DRAM, write to address X + H'FFFF0000, X + H'FFFF8000, X + H'FFBF0000 or X + H'FFBF8000 from the CPU. (X represents the setting value.) Which address to use determines on the synchronous DRAM used.