

# RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan  
Renesas Electronics Corporation

Product Category	MPU & MCU	Document No.	TN-16C-A226A/E	Rev.	1.00
Title	Change in the CPU Operation Frequency for the M16C/63 Group	Information Category	Technical Notification		
Applicable Product	M16C/63 Group	Lot No.	Reference Document	M16C/63 Group User's Manual: Hardware Rev.2.00 (R01UH0137EJ0200)	
		—			

In the Electrical Characteristics chapter of the M16C/63 Group user's manual, the CPU operation clock ( $f_{(BCLK)}$ ) contained misinformation. The information has been corrected.

## 1. Description

The recommended operating condition of  $f_{(XIN)}$  is a maximum of 10 MHz when  $1.8\text{ V} \leq V_{CC1} < 2.7\text{ V}$ . However  $f_{(BCLK)}$  exceeds 10 MHz in the range of  $1.8\text{ V} \leq V_{CC1} < 2.7\text{ V}$  in the figure showing the relation between  $f_{(BCLK)}$  and  $V_{CC1}$ .

## 2. Modification

This section describes changes showing premodifications and post modifications according to the M16/63 Group User's Manual: Hardware Rev.2.00 (R01UH0137EJ0200).

### Premodification:

- Excerpt from Table 31.4 Recommended Operating Conditions (3/4) on page 740

Symbol	Parameter	Standard			Unit	
		Min.	Typ.	Max.		
$f_{(XIN)}$	Main clock input oscillation frequency	$2.7\text{ V} \leq V_{CC1} \leq 5.5\text{ V}$	1		20	MHz
		$1.8\text{ V} \leq V_{CC1} < 2.7\text{ V}$	1		10	MHz
$f_{(XCIN)}$	Sub clock oscillation frequency		32.768			kHz
$f_{(BCLK)}$	CPU operation clock	$2.7\text{ V} \leq V_{CC1} \leq 5.5\text{ V}$			20	MHz
		$1.8\text{ V} \leq V_{CC1} < 2.7\text{ V}$			(Note 2)	MHz

### Notes:

2. Calculated by the following equation according to  $V_{CC1}$ :  $16.67 \times V_{CC1} - 25$  [MHz]  
See Figure 31.1 "Relation between  $f_{(BCLK)}$  and  $V_{CC1}$ "

### Post modification:

Symbol	Parameter	Standard			Unit	
		Min.	Typ.	Max.		
$f_{(XIN)}$	Main clock input oscillation frequency	$2.7\text{ V} \leq V_{CC1} \leq 5.5\text{ V}$	1		20	MHz
		$1.8\text{ V} \leq V_{CC1} < 2.7\text{ V}$	1		10	MHz
$f_{(XCIN)}$	Sub clock oscillation frequency		32.768			kHz
$f_{(BCLK)}$	CPU operation clock	$2.7\text{ V} \leq V_{CC1} \leq 5.5\text{ V}$ , $1\text{ MHz} \leq f_{(XIN)} \leq 20\text{ MHz}$			20	MHz
		$2.1\text{ V} \leq V_{CC1} < 2.7\text{ V}$ , $1\text{ MHz} \leq f_{(XIN)} \leq 10\text{ MHz}$			10	MHz
		$1.8\text{ V} \leq V_{CC1} < 2.1\text{ V}$ , $1\text{ MHz} \leq f_{(XIN)} \leq 10\text{ MHz}$			(Note 2)	MHz



### Notes:

2. Calculated by the following equation according to  $V_{CC1}$ :  $16.67 \times V_{CC1} - 25$  [MHz]  
See Figure 31.1 "Relation between  $f_{(BCLK)}$  and  $V_{CC1}$ "

Premodification:

- Excerpt from Figure 31.1 Relation between  $f_{(BCLK)}$  and  $V_{CC1}$  on page 741

Post modification:



Supplement




Figure 1. Relation between  $f_{(BCLK)}$  and  $V_{CC1}$