

RENESAS TECHNICAL UPDATE

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan
Renesas Electronics Corporation

| | | | | | | |
|--------------------|---|---|----------------------|---|------|------|
| Product Category | MPU/MCU | | Document No. | TN-RX*-A127A/E | Rev. | 1.00 |
| Title | Adds function of “RX64M Group、RX71M Group User’s Manual:Hardware” | | Information Category | Technical Notification | | |
| Applicable Product | RX64M Group RX71M Group | Lot No. | Reference Document | RX64M Group User’s Manual Hardware Rev 1.00 (R01UH0377EJ0100) | | |
| | | RX64M Group: limited RX71M Group:All | | RX71M Group User’s Manual Hardware Rev 1.00 (R01UH0493EJ0100) | | |

This document describes additions of function in “RX64M Group、RX71M Group User’s Manual:Hardware”

| No | Chapter No | Title | Item | Applicable Product | Lot |
|----|------------|--------------------|--|--------------------|-----|
| 1 | 61 | RAM | Adds error checking of RAM * 1 | RX64M Group | All |
| 2 | 63 | Flash memory | Adds Unique ID Registers | RX64M Group | * 2 |
| | | | | RX71M Group | All |
| 3 | 59 | Temperature Sensor | Adds Temperature Sensor Calibration Data Registers | RX64M Group | * 2 |
| | | | | RX71M Group | All |
| 4 | 1 | Overview | Adds Unique ID and error checking of RAM | RX64M Group | * 2 |
| | | | | RX71M Group | All |

* 1 This item has already described in RX71M Group User’s Manual:Hardware.

* 2 There is the samples which doesn’t apply Unique ID register and Temperature Sensor Calibration Data Registers to RX64M group. This table and figure describes to distinguish the sample which don’t have those function.

| Part No. | Package | EIA Code | The manufacturing lot number |
|--------------|------------------------------|-----------|------------------------------|
| R5F564MxxxFC | 176pin LQFP (PLQP0176KB-A) | 1447、1503 | — |
| R5F564MxxxFP | 100pin LQFP (PLQP0100KB-A) | — | 503AZ00 |





Fig.1 A mark example of LQFP package 176pin

Fig.2 A mark example of LQFP package 100pin

No1. 61 RAM

• Page 2716 of 2955 (RX64M group) The specifications of RAM is added as follows.

Table 61.1 Specifications of RAM

【before】

| Item | Without ECC Error Correction | With ECC Error Correction (ECCRAM) |
|----------------|--------------------------------|---|
| RAM capacity | 512 Kbytes (RAM: 512 Kbytes) | 32 Kbytes |
| RAM address | RAM0: 0000 0000h to 0007 FFFFh | ECCRAM: 00FF 8000h to 00FF FFFFh |
| Error checking | Not available | <ul style="list-style-type: none"> • Correction of 1-bit errors and detection of 2-bit errors • A non-maskable interrupt or interrupt is generated in response to an error. |


【after】

| Item | Without ECC Error Correction | With ECC Error Correction (ECCRAM) |
|----------------|--|--|
| RAM capacity | 512 Kbytes (RAM: 512 Kbytes) | 32 Kbytes |
| RAM address | RAM0: 0000 0000h to 0007 FFFFh | ECCRAM: 00FF 8000h to 00FF FFFFh |
| Error checking | <ul style="list-style-type: none"> • Detection of 1-bit errors • A non-maskable interrupt or interrupt is generated in response to an error. | <ul style="list-style-type: none"> • ECC Error Correction • Correction of 1-bit errors and detection of 2-bit errors • A non-maskable interrupt or interrupt is generated in response to an error. |

• Page 2717 of 2903 (RX64M group) 61.2 Register Descriptions adds registers as follows.

61.2.10 RAM Operating Mode Control Register (RAMMODE)

Address(es): 0008 1200h




Value after reset: 0 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Description | R/W |
|----------|--------------|---------------------------|---|-----|
| b1, b0 | RAMMODE[1:0] | RAM Operating Mode Select | b1 b0 0 0: Parity checking is disabled. 0 1: Parity checking is enabled. Settings other than above are prohibited. | R/W |
| b7 to b2 | — | Reserved | These bits are read as 0. The write value should be 0. | R/W |

The RAMMODE register is write-protected by the RAM protection register (RAMPRCR). Before writing to the RAMMODE register, set the RAMPRCR.RAMPRCR bit to 1 to enable writing to it. Set the RAMMODE register before starting access to the RAM. If this register is modified after accessing to the RAM, RAM operation is not guaranteed.

61.2.11 RAM Error Status Register (RAMSTS)

Address(es): 0008 1201h



Value after reset: 0 0 0 0 0 0 0 0

| Bit | Symbol | Bit Name | Description | R/W |
|----------|--------|-----------------------|--|---------|
| b0 | RAMERR | RAM Error Status Flag | 0: A parity check error has not occurred. 1: A parity check error has occurred. | R/(W)*1 |
| b7 to b1 | — | Reserved | These bits are read as 0. The write value should be 0. | R/W |

Note 1. Only 0 can be written to clear the flag.


When parity checking is enabled, the RAMERR flag is set to 1 if a parity check error is detected. The RAM error interrupt request is also generated at this time.

When parity checking is disabled, the RAMERR flag is not set to 1 because no parity check error is detected.

Writing 0 to the RAMERR flag clears the RAM error interrupt request corresponding to the parity check error.

61.2.12 RAM Error Address Capture Register (RAMECAD)

Address(es): 0008 1208h




| Bit | Symbol | Bit Name | Description | R/W |
|------------|--------|---------------|--|-----|
| b2 to b0 | — | Reserved | These bits are read as 0. The write value should be 0. | R/W |
| b18 to b3 | READ | Error Address | The address where an error is found is read. | R |
| b31 to b19 | — | Reserved | These bits are read as 0. The write value should be 0. | R/W |

When parity checking is enabled, this register will hold the address where a parity check error was found. The address of the 8-byte boundary below the location where the error was found is stored in this register at the same time the RAMSTS.RAMERR flag is set to 1. The error address is not updated when the RAMERR flag is 1 (error has occurred). Its value does not change when parity checking is disabled because no parity check error is detected. The RAMECAD register is initialized only by a reset.

61.2.13 RAM Protection Register (RAMPRCR)

Address(es): 0008 1204h



| Bit | Symbol | Bit Name | Description | R/W |
|----------|---------|--------------------------------|---|-----|
| b0 | RAMPRCR | RAMMODE Register Write Control | 0: Disables writing to the RAMMODE register. 1: Enables writing to the RAMMODE register. | R/W |
| b7 to b1 | KW[6:0] | Write Key Word | These bits are read as 0. The write value should be 0. | R/W |

Writing 1 to the RAMPRCR bit is possible when KW[6:0] = 1111000b. Otherwise writing to RAMPRCR clears the bit to 0.

The value of KW[6:0] is read as 0000000b.

The targets for write protection by the RAMPRCR register is the RAM operating mode control register (RAMMODE). Once the RAMPRCR bit is set to 1, writing to RAMMODE register is enabled until the RAMPRCR bit is cleared to 0. Clear the RAMPRCR bit to 0 after writing to RAMMODE register.

- Page 2722 of 2903 (RX64M group) 61.3 Operation adds 61.3.3 Parity Checking as follows.

61.3.3 Parity Checking

Enabling and disabling of parity checking can be selected through the RAMMODE register setting. In the initial state, parity checking is disabled. Even parity checking is used in this device.

1-bit parity check code is added to each 1-byte data for writing, and the parity is checked for reading.

If a 1-bit error is detected in the 1 byte when the parity is checked for reading, a RAM error interrupt can be generated.

If a 2-bit error or more is detected in the 1 byte, errors cannot be correctly detected.

After power-on, parity check code is undefined until data is written. To use parity checking, write the initial value to all areas while parity checking is enabled before accessing to the RAM immediately after a reset.

- Page 2724 of 2903 (RX64M group) 61.4 Usage Notes is added as follows.

61.4 Usage Notes

61.4.1 Low Power Consumption Function

Power consumption can be reduced by setting module stop control register C (MSTPCRC) to stop supply of the clock signal to the RAM and ECCRAM.

Setting the MSTPCRC.MSTPC0 bit to 1 stops supply of the clock signal to the RAM. Setting the MSTPCRC.MSTPC6 bit to 1 stops supply of the clock signal to the ECCRAM.

Stopping supply of the clock signal places the RAM and ECCRAM individually in the module stop state.

After a reset, the RAM and ECCRAM continue to operate.

The RAM and ECCRAM are not accessible in the module stop state.

Do not allow transitions to the module stop state while accessing to the RAM or ECCRAM.

For details on the MSTPCRC register, refer to section 11, Low Power Consumption.

61.4.2 Notes on Using Error Checking of RAM0 and ECCRAM

When using RAM0 parity and ECCRAM ECCs for error checking to operate a program in the relevant RAM, initialize RAM0 and ECCRAM so that CPU can correctly prefetch data. If the CPU prefetches from a RAM area that is not initialized, a RAM error may occur.

The RAM0 and ECCRAM should be initialized at the 8-byte boundary. When the end address allocated in the RAM is below the 8-byte boundary, allocate a NOP instruction up to the boundary.

No2. 63. Flash memory

• Page 2726 of 2903 (RX64M group) 、 Page 2746 of 2923 (RX71M group) The specifications of Code Flash Memory and Data Flash Memory adds unique ID as follows.

Table 63.1 Specifications of Code Flash Memory and Data Flash Memory

【before】

| Item | Code Flash Memory | Data Flash Memory |
|--|---|--|
| Memory capacity | <ul style="list-style-type: none"> User area : 4 Mbytes max. User Boot area : 32 Kbytes | Data area : 64 Kbytes |
| Off-board programming (for products with 100 or more pins) | A flash programmer can be used to program the user area and user boot area. | A flash programmer cannot be used to program area. |


【after】

| Item | Code Flash Memory | Data Flash Memory |
|--|---|--|
| Memory capacity | <ul style="list-style-type: none"> User area : 4 Mbytes max. User Boot area : 32 Kbytes | Data area : 64 Kbytes |
| Off-board programming (for products with 100 or more pins) | A flash programmer can be used to program the user area and user boot area. | A flash programmer cannot be used to program area. |
| Unique ID | A 12-byte ID code provided for each MCU | |


• Page 2729 of 2903 (RX64M group) 、 Page 2751 of 2923 (RX71M group) 63.3 Register Descriptions adds register as follows.

63.3.2 Unique ID Register n (UIDRn) (n=0~2)

Address(es) UIDR0 007F B174h、UIDR1 007F B1E4h、UIDR2 007F B1E8h



Value after reset Unique value for each chip



Value after reset Unique value for each chip

The UIDRn registers hold 12-byte ID codes (unique IDs) to identify each MCU. These registers is a 32-bit read-only register.

No.3 59. Temperature Sensor

• Page 2704 of 2903 (RX64M group)、Page 2721 of 2923 (RX71M group) The specifications of Temperature Sensor adds Temperature sensor calibration data registers as follows.

Table 59.1 Specifications of Temperature Sensor

【before】

| Item | Description |
|-----------------------------------|--|
| Temperature sensor voltage output | Temperature sensor outputs a voltage to the 12-bit A/D converter (unit 1). |
| Low-power consumption function | The module-stop state is selectable |


【after】

| Item | Description |
|---|--|
| Temperature sensor voltage output | Temperature sensor outputs a voltage to the 12-bit A/D converter (unit 1). |
| Low-power consumption function | The module-stop state is selectable |
| Temperature sensor calibration data registers | Hold the temperature sensor calibration data measured for each chip at the time of shipment. |

• Page 2705 of 2903 (RX64M group)、Page 2722 of 2923 (RX71M group) 59.2 Register Discription add register as follows.

59.2.2 Temperature Sensor Calibration Data Register (TSCDR)

Address(es) 007F B17Ch



The TSCDR register hold the temperature sensor calibration data measured for each chip at the time of shipment.

The temperature sensor calibration data is a digital value converted by the 12-bit A/D converter from the voltage output by the temperature sensor at $T_a = T_j = 128^{\circ}\text{C}$ and $AVCC0 = VREFH0 = 3.3\text{ V}$. The TSCDR register is a 32-bit read-only register

• Page 2705 of 2903 (RX64M group)、Page 2722 of 2923 (RX71M group) 59.3.1 Preparation for Using the Temperature Sensor adds a document (the red character) as follows.

59.3.1 Preparation for Using the Temperature Sensor

The temperature characteristics of the temperature sensor are shown below. The voltage output by the temperature sensor is proportional to temperature, which can be calculated according to the following formula.

Formula for the temperature characteristic:

$$T = (V_s - V_1)/\text{Slope} + T_1$$

T: Measured temperature (°C)

V_s: Voltage output by the temperature sensor at the time of temperature measurement (V)

T₁: Temperature experimentally measured at one point (°C)

V₁: Voltage output by the temperature sensor at the time of measurement of T₁ (V)

T₂: Temperature at the experimental measurement of another point (°C)

V₂: Voltage output by the temperature sensor at the time of measurement of T₂ (V)

“Slope” indicates the temperature gradient by the temperature sensor (V/°C); slope = (V₂ - V₁)/(T₂ - T₁)

Characteristics vary from sensor to sensor. Therefore, the following experimental measurement at two different temperatures is recommended.

Use the 12-bit A/D converter to measure the voltage V₁ output by the temperature sensor at temperature T₁.

Again, using the 12-bit A/D converter, measure the voltage V₂ output by the temperature sensor at a different temperature T₂. Obtain the temperature gradient (slope = (V₂ - V₁)/(T₂ - T₁)) from these results.

Subsequently, obtain the measured temperature by substituting the slope into the formula for the measured temperature (T = (V_s - V₁)/slope + T₁).

If you are using the temperature gradient given in Table 64.49 of section 64, Electrical Characteristics, the measured temperature can be calculated by using the formula below after simply using the 12-bit A/D converter to experimentally measure the voltage V₁ output by the temperature sensor at temperature T₁.

However, this method gives less accurate temperatures than measurement at two points.

$$T = (V_s - V_1)/\text{Slope} + T_1$$

T: Measured temperature (°C)

V_s: Voltage output by the temperature sensor at the time of temperature measurement (V)

T₁: Temperature experimentally measured at one point (°C)

V₁: Voltage output by the temperature sensor at the time of measurement of T₁ (V)

“Slope” indicates the temperature gradient/1000 (V/°C) given in Table 64.49.

The TSCDR registers hold the measured temperature (CAL₁₂₈) at T_a = T_j = 128°C and AVCC0 = VREFH0 = 3.3 V. Pre-use preparation to obtain this value can be skipped by using the value in the registers as the result of experimental measurement at that point.

This measured value CAL128 can be calculated as follows.

$$V1 = 3.3 \times \text{CAL}_{128} / 4096 \text{ (V)},$$

and this voltage can be used to calculate the measured temperature by using the following formula:

$$T = (Vs - V1) / \text{Slope} + 128 \text{ (}^\circ\text{C)}.$$

T: Measured temperature ($^\circ\text{C}$)

Vs: Voltage being output by the temperature sensor at the time of temperature measurement (V)

V1: Voltage being output by the temperature sensor at $T_a = T_j = 128^\circ\text{C}$ and $AVCC0 = VREFH0 = 3.3 \text{ V}$

“Slope” indicates the temperature gradient/1000 ($\text{V}/^\circ\text{C}$) given in Table 64.49.

The error characteristic (for a variation of 3σ) for measured temperatures in the products is as shown in Figure 59.2.




Figure 59.2 Error characteristic for Measured Temperatures in Products (from Design Data) RX64M




Figure 59.2 Error characteristic for Measured Temperatures in Products (from Design Data) RX71M

No4. 1. Overview

• Page 70 of 2903 (RX64M group) The outline of Specifications adds as follows.

Table 1.1 Outline of Specifications (RX64M)

【before】

| Classification | Module/Function | Description |
|----------------|-----------------|--|
| Memory | RAM | <ul style="list-style-type: none"> • Capacity : 512 Kbytes • 120MHz、no-wait access |

【after】

| Classification | Module/Function | Description |
|----------------|-----------------|--|
| Memory | RAM | <ul style="list-style-type: none"> • Capacity : 512 Kbytes • 120MHz、no-wait access • SED (single error detection) |
| Unique ID | | A 12-byte device-specific ID |

Page 71 of 2923 (RX71M group) The outline of Specifications adds as follows.

Table 1.1 Outline of Specifications (RX71M)

【before】

| Classification | Module/Function | Description |
|----------------|-----------------|--|
| Memory | RAM | <ul style="list-style-type: none"> • Capacity : 512 Kbytes • 0000 0000h to 0003 FFFFh (256 Kbytes): 240 MHz No-wait access • 0004 0000h to 0007 FFFFh (256 Kbytes): No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz. |

【after】

| Classification | Module/Function | Description |
|----------------|-----------------|--|
| Memory | RAM | <ul style="list-style-type: none"> • Capacity : 512 Kbytes • 0000 0000h to 0003 FFFFh (256 Kbytes): 240 MHz No-wait access • 0004 0000h to 0007 FFFFh (256 Kbytes): No-wait access at up to 120 MHz, single wait access at frequencies above 120 MHz. • SED (single error detection) |
| Unique ID | | A 12-byte device-specific ID |