## **RENESAS TECHNICAL UPDATE**

TOYOSU FORESIA, 3-2-24, Toyosu, Koto-ku, Tokyo 135-0061, Japan Renesas Electronics Corporation

Product Category	MPU/MCU		Document No.	TN-RZ*-A032A/E	Rev.	1.00
Title	Addendum for PFC Pin Function Settings of RZ/G1M		Information Category	Technical Notification		
		Lot No.				
Applicable Product	RZ/G Series, RZ/G1M	All lots	Reference Document			are
There is a fol	lowing addendum about the RZ/G1M user's m	anual: hardv	ware.			
[Summary]						
Addendum	for PFC IPSR3 and IPSR6 HSCIF functions					
[Products]						
RZ/G1M						
[Note]						
There is no	o specification change (addendum only).					
[Description]						
The followi	ng HSCIF pin functions of IPSR3 and IPSR6 r	egisters are	double assigned	d in one function numbe	r on the I	PFC.
These bit allo	ocations are correct and they can be specified	by MOD_SE	L and MOD_SE	L3 registers. For details	, refer to	
section 5.3.1	3, IPSR3, 5.3.16, IPSR6, 5.3.27 MOD_SEI and	d 5.3.29, MC	DD_SEL3.			
(Gray parts	(abcd) are newly added.)					
IPSR3: IP3	8[11:9] Function 2, HRX2_B/HRX2_D* (RD/WF	R# pin)				
IPSR6: IP6	[18:16] Function 2, HRX1_C/HRX1_E <sup>*</sup> (IRQ4	pin)				
IPSR6: IP6	[20:19] Function 2, HTX1_C/HTX1_E <sup>*</sup> (IRQ5	pin)				
- Addendum:	Note. *: These pin functions can be specified	by MOD_SE	L and MOD_SE	L3 registers.		
	- end	of documen	ıt -			

