The P8620 is a Cortex™ M0 based multiple channel Power Management Integrated Circuit (PMIC) designed to meet high-performance requirements as well as to provide a high level of integration to minimize system board area and BOM.

The PMIC includes sub-systems for voltage regulation, power sequencing management, A/D conversion, I2C/SPI and SVID communication, and programmable GPIOs, to meet the Intel VR 13.0 specification.

The P8620 incorporates five independent Distributed Power Units (DPU) controllers that can support up to four P8610 DPUs (allowing maximum 20A) per rail. Four internal Buck regulators provide additional rails. A proprietary multi-protocol single-wire digital bus connects the host PMIC to the DPUs to provide control and exchange status information. The DPUs seamlessly integrate into the PMIC eco-system and are transparent from a user point of view.

The P8620 PMIC integrates many advanced features that are user-programmable to allow the attached DPUs to be optimized either for efficiency, transient response, and/or standby power. The PMIC also supports output current measurement of the DC/DC rails and includes safety and diagnostic functions to allow easy debug of a prototype system.

The P8620 has firmware developed for the Intel Tiger Lake UP3/ Corner Stone Ridge customer reference board (CRB) and the Intel Tiger Lake H/Whale Mountain CRB.

The device is available in a thermally enhanced 9 × 9 mm 64-QFN package.

Note: The functionality of this PMIC is defined by its firmware code running on the internal Cortex M0. The functional description and pin mapping documented in this document may change based on the specific platform implementation. For every firmware option, there will be a detailed implementation document.

Features
- Operates from 4.2V to 5.5V supply
- Four Buck Regulators with internal FETs, one configurable for source/sink capability
- Five Buck Controllers (for external DPUs)
- Individually configurable output voltage for each rail
- Individually configurable sequence for each rail
- Intel VR 13.0 compliant
- Three LDOs
- Two 10-bit ADCs
- Monitors internal and external voltages, die temperature and rail currents
- High-speed SPI Master/Slave interface (up to 8MHz)
- High-speed I2C Slave interface (up to 3.4Mbps)
- Failure analysis and reporting
- Usage monitoring and reporting
- Interrupt controller alert to SOC
- 16 programmable GPIOs
- One high-voltage capable GPIO for driving external OVP switch
- -40°C to +85°C ambient operating temperature range
- 64-QFN, 0.5mm pitch, 9 × 9 mm package with 7.7 × 7.7 mm Epad

Applications
- SOC power management

Applications
1. Block Diagram

The diagram shows a block diagram of the P8620 Short-Form Datasheet. The diagram includes various components such as ARM Cortex M0 MCU, 1.3A Buck Regulator, Fault Monitoring, Temperature Monitor, 10-bit Voltage ADC, SPI, I2C, and GPIO interfaces. The diagram also highlights connections to power supplies, ground, and other functional blocks such as Internal Bias, 300mA LDO, 50mA LDO, and 10mA LDO.
IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas’ products are provided only subject to Renesas Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters
TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information
For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks
Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.