



C8 placement extremely critical!
Place and connect C8 to pins 3 and 6
directly without any vias in-between!

DNP = R5 + C10 are placeholders for reduced EMC emission

C_ADJ = To be adjusted according to coil inductivity.
Calculate C_TX with the given formula.
C_ADJ = 2 x C_TX
It's recommended to use C0G or NP0 ceramic condensators
Use dielectric strength Vr >= 50V capacitors for (C8 .. C16)

$$f_{TX} = \frac{1}{2\pi\sqrt{L_{TX}C_{TX}}} \rightarrow C_{TX} = \frac{1}{(2\pi f_{TX})^2 L_{TX}}$$

LEGEND
 Component Size 0603
 Component Size 0402
 Component Size 0805
 Component Placement Suggestion
 Optional Component

Project name	ZMID4200-5200_SINGLE_TEMPLATE_V20.PrfPcb	Version	2.0		
Sheet title	ZMID4200-5200_SINGLE_TEMPLATE_V20	Size	A3		
File name	ZMID4200-5200_SINGLE_TEMPLATE_V20.SchDoc				
Date	09.09.2021	System Engineering Team	Drawn by		B.GOMBOR
				Sheet	1 of 1