

1

2

3

4

5

6

7

# IDT Tsi384 Evaluation Board

## TABLE OF CONTENTS

- PAGE 01 - Table of Contents
- PAGE 02 - Block Diagram
- PAGE 03 - Tsi384 PCIe/Misc
- PAGE 04 - PCIe Connectors
- PAGE 05 - Tsi384 PCI/X Interface
- PAGE 06 - PCI/X Slot 0 (R/A Top)
- PAGE 07 - PCI/X Bus Switches
- PAGE 08 - PCI/X Slot 1 (Vertical Middle)
- PAGE 09 - PCI/X Slot 2 (Vertical Lower)
- PAGE 10 - Clock Distribution
- PAGE 11 - Power Sources
- PAGE 12 - Tsi384 Power/Regulators
- PAGE 13 - PCI Regulators
- PAGE 14 - Test Devices
- PAGE 15 - Test Devices Cont'd

TITLE :			
TABLE OF CONTENTS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
<b>C</b>	60E1000_SC002	1.0	STEPHEN MARCHETTI
LAST MODIFIED DATE :		SHEET 1 OF 15	
3-20-2007_11:19			

1

2

3


4

5

6

7

# BLOCK DIAGRAM









TITLE: BLOCK DIAGRAM			
SIZE: C	DRAWING NUMBER: 60E1000_SC002	Version: 1.0	DESIGNER: STEPHEN MARCHETTI
LAST MODIFIED DATE: 3-20-2007_11:19		SHEET 2 OF 15	

# TSI384 PCIE/MISC INTERFACE


S1 Default Configuration  
(Switches Open)

Signal	(1=High,0=Low)
CLK_MST	1
EXT_CLK_SEL	0
PLL_BYPASS	1


## TSI384 STRAPS






TX Compliance Testing



## TSI384 JTAG




## RESET CONTROLLER




TITLE: <b>TSI384 PCIE/MISC</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14		SHEET 3 OF 15	

# PCIE CONNECTORS




TITLE : <b>PCIE CONNECTORS</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14		SHEET 4 OF 15	


# TSI384 PCI/X INTERFACE



## PCI/X SPEED SELECT




## PCI/X SPEED DISPLAY




TITLE : <b>TSI384 PCI/X INTERFACE</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14			SHEET 5 OF 15

# PCI/X SLOT 0 (R/A TOP)




TITLE :			
PCI/X SLOT 0			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E1000_SC002	1.0	STEPHEN MARCHETTI
LAST MODIFIED DATE :			SHEET
5-7-2007_14:14			6 OF 15

# PCI/X BUS SWITCHES



TITLE : <b>PCI/X BUS SWITCHES</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14		SHEET 7 OF 15	


# PCI/X SLOT 1 (Vertical Middle)



TITLE : <b>PCI/X SLOT 1</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14		SHEET 8 OF 15	




# PCI/X SLOT 2 (Vertical Lower)




TITLE : <b>PCI/X SLOT 2</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14			SHEET 9 OF 15

# CLOCK DISTRIBUTION


## PCI/X EXTERNAL CLOCK



## PCIe LOCAL CLOCKGEN




## SYS/LOCAL PCIE CLOCK MULTIPLEXER



FBDIV_SEI[0:1]	DIV_SEI[0:1]	OUTPUT
0:0	0:0	100Mhz
0:0	1:0	50Mhz
0:0	1:1	25Mhz
0:1	0:0	133Mhz
0:1	1:0	66Mhz
0:1	1:1	33Mhz

## INTERNAL/EXTERNAL PCI/X CLOCK SELECT




TITLE : <b>CLOCK DISTRIBUTION</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_16:29		SHEET 10 OF 15	

# POWER SOURCES

## ATX SUPPLY TOGGLE



## ATX






## SYS SUPPLY SWITCH

## BOARD SEQUENCING

## GND TESTPOINTS




## POWER STATUS



TITLE : POWER SOURCES			
SIZE : C	DRAWING NUMBER : 60E1000_SC002	Version : 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:59		SHEET 11 OF 15	

# TSI384 POWER/REGULATORS




## TSI384 VDD REG


## TSI384 VIO CURRENT SENSE

TITLE :			
TSI384 POWER/REGULATORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E1000_SC002	1.0	STEPHEN MARCHETTI
LAST MODIFIED DATE :			SHEET
5-7-2007_14:14			12 OF 15

# PCI POWER REGULATORS



## 3.3V SWITCHES



TITLE : <b>PCI POWER REGULATORS</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_14:14			SHEET 13 OF 15


# TEST DEVICES

## TSI384 V/I ADC

### ANALOG SUPPLY

### PEX8114 VTT Supply


### I2C



TITLE : <b>TEST DEVICES</b>			
SIZE <b>C</b>	DRAWING NUMBER : 60E1000_SC002	Version: 1.0	DESIGNER : STEPHEN MARCHETTI
LAST MODIFIED DATE : 5-7-2007_16:29		SHEET 14 OF 15	

# TEST DEVICES CONT'D

## PCI/X ARBITER



TITLE :			
TEST DEVICES CONT'D			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E1000_SC002	1.0	STEPHEN MARCHETTI
LAST MODIFIED DATE :			SHEET
5-7-2007_14:14			15 OF 15