



IDT80KSW0002 (CPS-16)  
IDT80KSW0004 (CPS-12)  
IDT80KSW0003 (CPS-8)

## Evaluation Board User Guide

Author: James An  
Date: November 30, 2008  
Revision: 3.0

---

**Copyright © Integrated Device Technology Inc.**

Copyright © Integrated Device Technology Inc. (IDT). All rights reserved. This document contains information that is proprietary to IDT Inc. Use, transfer, or other duplication without the expressed written consent of IDT, Inc. is strictly prohibited.

---

## Revision History

Revision	Date	Author	Comments
0.5	September 6, 2006	Ryan Morley	Initial Draft.
1.5	April 5, 2007	Ryan Morley	Updated for board revision 1.5
2.0	May 4, 2007	Ryan Morley	Updated for board revision 2.0 (19x19 mm package)
2.25	May 24, 2007	Ryan Morley	Updated to include I2C EEPROM addressing issues.
3.0	November 12, 2008	Quyen Nguyen	Updated to include rev 3.0 features.
3.0	November 30, 2008	James An	Updated to include AMC port mapping to support various platforms.


## Table of Contents

<b>Introduction</b>	<b>3</b>
<b>1. ATX Power Supply Input</b>	<b>5</b>
<b>2. Vdd3 Power Supply</b>	<b>5</b>
<b>3. 1.2V Power Supply (Vdd, Vdda, Vdds)</b>	<b>5</b>
<b>4. I<sup>2</sup>C Input Headers</b>	<b>5</b>
<b>5. SPEED Switch SW_SPD</b>	<b>6</b>
<b>6. Infiniband Connector</b>	<b>6</b>
<b>7. I<sup>2</sup>C Address Switches</b>	<b>6</b>
<b>8. JTAG Inputs</b>	<b>7</b>
<b>9. Reference Clock</b>	<b>7</b>
<b>10. AMC Connectors</b>	<b>8</b>
<b>11. Reset Pushbutton</b>	<b>8</b>
<b>12. Socket</b>	<b>9</b>
<b>13. SRIO SMA Connectors</b>	<b>9</b>
<b>14. Logic/Control Signal Headers</b>	<b>9</b>
<b>15. EEPROM</b>	<b>9</b>
<b>16. SRIO LA Connections</b>	<b>10</b>
<b>Appendix A: High Speed Lane Mapping</b>	<b>10</b>
TI Faraday EVM Mapping	11
<b>Appendix B: Assembly Drawing</b>	<b>12</b>
<b>Appendix C: Schematic Drawing</b>	<b>13</b>

# Introduction

This document is intended to provide an overview of the IDT80KSW0002 (CPS-16), IDT80KSW0004 (CPS-12) and IDT80KSW0003 (CPS-8) Evaluation Board Rev 3.0. The information in this document applies to CPS Evaluation Board Rev 3.0, and is not necessarily compatible with PPS Evaluation Board Rev 1.0 or 1.5 or 2.0.

The CPS-16 Evaluation Board 3.0 is designed so that it can accommodate CPS Family of Switches; CPS-16, CPS-12 and CPS-8 as well as the IDT80KSW0001 (PPS Gen2) device.



**CPS-16 Eval Board Block Diagram**

<b>CPS-16 Evaluation Board Sections</b>	
1	ATX power supply input
2	Vdd3 Power Supply
3	1.2 V power supply (Vdd, Vdda, and Vdds)
4	I <sup>2</sup> C input headers
5	SPEED Switches
6	Infiniband connector
7	I <sup>2</sup> C Address Switches
8	JTAG Inputs
9	Reference Clock
10	AMC connectors
11	Reset Pushbutton
12	PPS/CPS
13	SRIO SMA connectors
14	Logic/Control Signal Headers
15	EEPROM
16	SRIO Logic analyzer connections

## 1. ATX Power Supply Input

The CPS Evaluation Board is designed for use with a standard 20-pin ATX power supply. The evaluation board is powered by the 12V source on the ATX supply. Other Voltages from the ATX supply are not used by the evaluation board; however, these voltages can be accessed through the 0.100" headers included on the board.

The ATX supply should be able to provide approximately 150 Watts at 12V. This will allow for power supply margin under full load (2 AMC modules) condition.

## 2. Vdd3 Power Supply

Component "Vdd3" is a 3.3V linear supply. Vdd3 is used to provide 3.3V power to the CPS, as well as to provide 3.3V management power to the AMC connectors. The output of Vdd3 is connected to the evaluation board by fuse F\_Vdd3. Vdd3 can be powered-down by installing jumper Vdd3\_Off.

## 3. 1.2V Power Supply (Vdd, Vdda, Vdds)

The Voltage regulator U1v2 is used to provide 1.2V to the CPS supplies. U1v2 powers Vdd, Vdds, and Vdda. However, each of these Voltage domains are individually fused (F\_Vddx) and distributed to the CPS through separate planes.

The output Voltage level of U1v2 is controlled by Rtrim. The default value of Rtrim, 402 Ohms, should provide an output of 1.2V. This level can be adjusted by changing the value of Rtrim.

U1v2 can be powered down by installing jumper Vdd\_off.

## 4. I<sup>2</sup>C Input Headers

The CPS I<sup>2</sup>C bus is connected to headers SDA\_in and SCL\_in. A 10-pin header AARD\_IIC is provided for connection to the Totalphase Aardvark™ I<sup>2</sup>C/SPI adapter.



**Aardvark I<sup>2</sup>C Adaptor**


**I2C Signal Interface on Aardvark AARD\_IIC Connector**

Signal	Description	AARD_IIC
SDA	Bi-directional data	3
SCL	I <sup>2</sup> C CLOCK: <ul style="list-style-type: none"><li>○ Output when DUT configured as master</li></ul>	1

	○ Input when DUT is configured as slave.	
NC	NC	4,6,5,7,8,9
GND	GROUND	2, 10

## 5. SPEED Switch SW\_SPD

The CPS Speed pins, SPD [1:0], are connected to 2-POS DIP switch namely SW\_SPD. It can be set to either 0 or 1. This controls the reset line rate of the CPS SRIO ports.




## 6. Infiniband Connector

One Infiniband 4x connector is provided on the evaluation board. This is to allow for the connection of multiple evaluation boards. Please refer to Appendix A: High Speed Lane Mapping for lane mapping of the Infiniband connector.

## 7. I<sup>2</sup>C Address Switches

SW\_IIC is a 12-pos DIP switch for setting the CPS I<sup>2</sup>C address. Switch ADS selects 10-bit or 7-bit address mode. Switches ID9-ID0 set the I<sup>2</sup>C address.

For CPS applications, switch M\_MODE enables I<sup>2</sup>C master mode.




SW1	SIGNALS	Description
24	M_MODE	Master Mode Select
23	ADS	7-bit or 10-bit I <sup>2</sup> C Addr Select
22	ID 9	Device ID Address bit 9
21	ID 8	Device ID Address bit 8
20	ID 7	Device ID Address bit 7

19	ID 6	Device ID Address bit 6
18	ID 5	Device ID Address bit 5
17	ID 4	Device ID Address bit 4
16	ID 3	Device ID Address bit 3
15	ID 2	Device ID Address bit 2
14	ID 1	Device ID Address bit 1
13	ID0	Device ID Address bit 0
1-12	GND	Ground or “0” Level

## 8. JTAG Inputs

Connector JTAG provides access to the CPS JTAG pins. Connector JTAG is a 10-pin, 100 mil IDC header, which can be used with the Corelis JTAG controller.



A 10-pin IDE header will be provided as follows:

JTAG	Description
1	TRST
2	GROUND
3	CPRI_TDI
4	GROUND
5	CPRI_TDO
6	GROUND
7	TMS
8	GROUND
9	TCK
10	GROUND

## 9. Reference Clock

The CPS is designed to operate with an AC coupled reference clock, at a frequency of 156.250 MHz. This can be implemented on the Evaluation Board using an external clock sources, onboard crystal oscillator or the PLL synthesizer.



To use one of these clock sources, please see the tables below to set SW2; output enable and output clock level interface:

SW2	SIGNALS	Description
1	CLK_SEL[0]	SELECT INPUT CLOCK BIT 0
2	SEL_OUT	CLOCK OUTPUT LEVEL
3	CLK_SEL[1]	SELECT INPUT CLOCK BIT 1
4	OE_Q	OUTPUT ENABLE

SEL_OUT	Q[0:1]/nQ[0:1]
1	LVPECL
2	LVDS

CLK_SEL1	CLK_SEL0	INPUT CLOCK
0	0	FROM SMA CONNECTORS
0	1	FROM ON-BOARD OSCILLATOR
1	0	FROM CLOCK SYNTHESIZER
1	1	RESERVED

OE_Q	Q[0:1]/nQ[0:1]
1	NORMAL OPERATION (DEFAULT)
0	LOW/HIGH

The evaluation board is designed for use with PECL clock oscillators. For use of LVDS oscillators, remove Rdn\_clk+/- and Rup\_clk+/-, and replace 50 Ohm Rs\_clk+/- with 0-Ohm resistors.

## 10. AMC Connectors

Two AMC B+ connectors are provided on the evaluation board for use with AMC modules. These connectors do not implement full AMC functionality.

PS1# and PS0# pins are tied to proper levels. However, they are not used to control ENABLE#.

ENABLE# is held low by jumper AMCx\_en. To disable the AMC module, remove jumper AMCx\_en.

GA0-2 pins are floating (NC).

AMC JTAG and I2C pins are floating; header access is provided to these pins, if needed.

CLK1-3 are not implemented.

Four ports of pass-through connectivity are provided as a direct high-speed connection between AMC1 and AMC2.

Please refer to Appendix A: High Speed Lane Mapping for lane mapping of the AMC connectors.

## 11. Reset Pushbutton

Pushbutton CPS\_RST is used to hard-reset the CPS. Jumper J\_Rst must be installed. Direct access to the CPS RST pin is available at the 'Local' pin of header J\_Rst.

## 12. Socket

The CPS Evaluation Board is designed for either solder-down or socketed use of the CPS. For socketed applications, use Ironwood Electronics C7439 GHz BGA socket.

## 13. SRIO SMA Connectors

Lanes 0–3 of the CPS can be accessed through SMA connectors. AC-coupling capacitors are placed on the receiver paths.

If connecting the SMA outputs to test equipment (50 Ohm – GND termination), SMA – SMA DC – Blocks should be used.

## 14. Logic/Control Signal Headers


Access to the CPS logic and test pins is available at headers located near the CPS.

## 15. EEPROM

An I<sup>2</sup>C EEPROM is included on the Evaluation Board for use in CPS Master Mode applications. The EEPROM I<sup>2</sup>C address is 1010(ID2) (ID1) (ID0), where ID2:0 are the three LSBs of the CPS I<sup>2</sup>C address.

To avoid I<sup>2</sup>C bus contention, CPS signals ID6:3 should not be set to 1010.

Switch SW1 is used to set the EEPROM address as follows:



SW1 – EEPROM I2C ADDRESS SETTING

SW1	SIGNALS	Description
5	NC	No connect
6	ID 0	EEPROM ADDRESS BIT 0
7	ID 1	EEPROM ADDRESS BIT 1
8	ID 2	EEPROM ADDRESS BIT 2

## 16. SRIO LA Connections

Compression style logic analyzer connections are provided for functional probing of SRIO traffic. Please refer to Appendix A: High Speed Lane Mapping for signal availability on the SRIO LA connections.

**LA\_AMC1/2- FUTUREPLUS**



## Appendix A: High Speed Lane Mapping


The following table outlines the high speed lane mapping of the CPS Evaluation Board Rev 3.0 applications.

<b>CPS Lane number</b>	<b>Connections</b>
0	SMA
1	SMA
2	SMA
3 Quad 0	SMA
4	AMC1 Port 4
5	AMC1 Port 5
6	AMC1 Port 6
7 Quad 1	AMC1 Port 7
8	AMC2 Port 4
9	AMC2 Port 5
10	AMC2 Port 6
11 Quad 2	AMC2 Port 7
12	Infiniband, Lane 0
13	Infiniband, Lane 1
14	Infiniband, Lane 2
15 Quad 3	Infiniband, Lane 3
Pass Through 0	AMC1 Port 12 to AMC2 Port 12
Pass Through 1	AMC1 Port 13 to AMC2 Port 13
Pass Through 2	AMC1 Port 14 to AMC2 Port 14
Pass Through 3	AMC1 Port 15 to AMC2 Port 15

## TI Faraday EVM Mapping


The CPS Evaluation Board provides stuffing option to accommodate TI TMS329TCI6488/87 (Faraday) Mezzanine EVM Board. By properly selecting the capacitors and resistors, the CPS16 can map its sRIO lanes to support both of the DSP core's 2 x1 lanes on AMC1 and AMC2.

Refer to below diagram for Faraday configuration. To configure for Faraday support, remove components outlined with dotted lines and place them to map to second pipe of the AMC connector (TX+/-8, TX+/-9, RX+/-8, RX+/-9) as directed in the below diagram.



CPS16 EVAL BOARD Rev 3.0 TI Faraday EVM Port Mapping


## Appendix B: Assembly Drawing




All design files including the layout, BOM and Gerber files are available upon request. Contact IDT Communications Division's technical group at [fcm-wireless-apps@idt.com](mailto:fcm-wireless-apps@idt.com).


## Appendix C: Schematic Drawing











CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008


TITLE IDT80KSW0002-BGA324


QUAD 2 & QUAD 3

SIZE B	DRAWING NO. PCB-00170R01	FAB P/N 18-676-000	REV. 3.0
AUTHOR QUYEN N.		CHECKED BY TREVOR HIATT	
Tue Oct 21 11:36:14 2008		SHEET 3 OF 11	











CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008

TITLE IDT80KSW0002-BGA324

DEVICE POWERS/GND & NC

SIZE B	DRAWING NO. PCB-00170R01	FAB P/N 18-676-000	REV. .3.0
AUTHOR QUYEN N.		CHECKED BY TREVOR HIATT	
Thu Oct 16 15:49:45 2008			SHEET 6 OF 11







CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008

TITLE IDT80KSW0002-BGA324

DEVICE HARDWARE CONFIG

SIZE	DRAWING NO.	FAB P/N	REV.
B	PCB-00170R01	18-676-000	3.0
AUTHOR QUYEN N.		CHECKED BY TREVOR HIATT	
Thu Oct 16 15:49:49 2008			SHEET 7 OF 11











CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008

TITLE IDT80KSW0002-BGA324

REFERENCE CLOCK SOURCE

SIZE B	DRAWING NO. PCB-00170R01	FAB P/N 18-676-000	REV. .3.0
AUTHOR QUYEN N.		CHECKED BY TREVOR HIATT	
Thu Nov 13 16:00:27 2008			SHEET 8 OF 11





CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008

TITLE	IDT80KSW0002-BGA.324
-------	----------------------

## DECOUPLING CAPS

SIZE	
------	--

DRAWING NO.
PCB-00170R01

FAB P/N
---------

18-676-000

REV.	3.0
------	-----


AUTHOR  
QUYEN N.


CHECKED BY  
TREVOR HIATT

Thu Oct 16 15:49:50 2008

SHEET 10 OF 11







CONFIDENTIAL PROPERTY OF INTEGRATED DEVICE TECHNOLOGY, INC.  
6024 SILVER CREEK VALLEY RD. SAN JOSE, CA 95138  
COPYRIGHT (C) IDT2008

TITLE IDT80KSW0002-BGA324

INFINIBAND CONNECTION

SIZE B	DRAWING NO. PCB-00170R01	FAB P/N 18-676-000	REV. .3.0
AUTHOR QUYEN N.		CHECKED BY TREVOR HIATT	
Thu Oct 16 15:49:46 2008			SHEET 11 OF 11