
3P3V
L111
220
C360
0.1uF
C361
10uF
C362
0.1uF
Y5
VCC
NC
OUT
GND
M6141LF
12.8MHZ MERC 9X7 HOT CMOS 3.3V OCXO
PLACE NEAR OSCILLATOR
R977
33
CLK_EXT_OSC
I2C Slave Address is 0x58
(01011000)
OSCI
OSCO
Y3
C765
27pF
C766
3.3pF
CX3225GB50000P0HPQCC
CRYSTAL 50.000MHZ 20PPM 18PF SMD
Place crystal Y3 close to the Clock Matrix
U17-1
OSCO
OSCI
NMR
XO_DPLL
SCLK
SDIO
SDI_A1
CS_A0
FILTER
NTEST
GPIO3
GPIO9
GPIO2
GPIO1
GPIO5
GPIO4
GPIO0
CREG_XTAL
RC32012A
QFN72
TST_CHIP_RST_N_OD
VDD_GPIO_FOD
R973 4.7k
R974 4.7k
R975 4.7k
R976 4.7k
PLL_I2C_SCL_SCLK
PLL_I2C_SDA_SDIO
PLL_I2C_A1
PLL_I2C_A0
R962 4.7k
R456
0
C419
2200pF
R972
4.7k
C781
10uF
Place close to ClockMatrix
GPIO9 to high :
Main Serial port: I2C
Aux Serial port: SPI
VDD_GPIO_FOD
C417
0.1uF
R492 4.7k DNS
R491 4.7k DNS
R490 4.7k DNS
R495 4.7k
R494 4.7k
R493 4.7k
DNSU408
A0
A1
A2
WP
SCL
VSS
SDA
VCC
24LC64-I/P
IC EEPROM 64KBIT 400KHZ 8DIP
R449 1k
R448 4.7k
R447 4.7k
R446 4.7k
EEPROM_SCL_OD
EEPROM_SDA_OD
R982 20
R983 20
PLL_I2C_SCL_SCLK
PLL_I2C_SDA_SDIO
SILKSCRN:
JUMPER IN = WP OFF
J7
TSM-102-01-T-SV
CONN HEADER 2POS 0.1IN PITCH SMD
5V
3P3V
R444
10k
C415
0.1uF
R442
10k
R443
10k DNS
U407
VDD
RESET_N
CT
MR_N
GND
SENSE
GND_PAD
TPS3808G01DRVR
ADJ SUPPLY MONITOR PRG DLY 6QFN
TST_CHIP_RST_N_OD
C416
0.1uF DNS
C426
0.01uF
R445
1k
SILKSCRN:
RESET
SW1
KMR211GLFS
SWITCH TACTILE SPST-NO 0.05A 32V
Title
The Simple Ref Design of the 72-pins Clock Matrix
Size
C
Document Number
RC32012A: PLL Core
Rev
1
Date:
Wednesday, October 18, 2023
Sheet
1
of
3

Input Termination Example: Put it close to RC32012A



LVPECL DC-Coupled
Note: if the driver is the 8A34x chip, do not use this termination scheme.
Use the LVDS terminations scheme.



LVPECL AC-Coupled
Note: if the driver is the 8A34x chip, then the 180pulldown resistors should not be used.



LVDS DC-Coupled



LVDS AC-Coupled



Output Termination Example: Put it close to the receiver side



Termination scheme for dc-coupled differential outputs.
This should be used for the standard selections provided in the GUI, such as LVPECL (2.5V/3.3V) or LVDS



Example Termination for HCSL
(set the Amplitude to 750mV):



Example Termination for CML:
(Set output to 750mV amplitude)



Example Termination for ac-coupling to a 3.3V LVPECL receiver.
Note that no pull-downs are used at the driver.

The above output termination of Q0~Q3 can be used for Q0~Q11.

The above input termination of CLK0~CLK3 can be used for CLK0~CLK4 of RC38612

Title	The Simple Ref Design of the 72-pins Clock Matrix	
Size C	Document Number RC32012A: PLL Inport and Output Clocks	Rev 1
Date: Tuesday, October 17, 2023	Sheet 2 of 3	

Please check the AN about Clock Matrix Power Supply Filtering Recommendations.













Title	The Simple Ref Design of the 72-pins Clock Matrix		
Size C	Document Number RC32012A: PLL Power		Rev 1
Date: Monday, October 16, 2023	Sheet 3 of 3		