




VDD_IO May be 1.05 to 3.3 volts

<- Place at pin.

Place at pin.

<- VDD FOR PLL

<- VDD FOR INPUT RECEIVER

HiBW BypM LoBW# MODE
Low PLL Lo BW
Mid Bypass
High PLL Hi BW

NOTE: PLL is OFF in Bypass Mode

NOTE:FERRITE BEADS =

Manufacture	Part Number	Z@100MHz	PkgSz	DC res.	Current (Ma)
muRata	BLM21A601R	600	0805	0.30	600
TDK	MMZ2012S601A	600	0805	0.30	600
STEWART	HZ0805E601R	600	0805	0.30	600
AssocCmpTch	CBG0805-600-50	600	0805	0.30	600

Impedance dependent resistor values

Resistor	Zdiff = 100 ohm	Zdiff = 85 ohm
Series	33 5%	27 5%

Tri-Level	SMB A1	SMB A0	Add
0	0	0	D8
0	M	1	DA
0	1	0	DE
M	M	1	C2
M	M	0	C4
1	1	0	C6
1	M	1	CA
1	1	1	CC
1	1	1	CE

Revision history

Rev	Change
0.1	First publication

CONFIGURATION SHOWN =
HIGH_BANDWIDTH, 100 MHz, SMBus ADDRESS=0xC2

Integrated Device Technology

6024 Silver Creek Valley Road
San Jose, CA

Title 9ZXL1530		
Size B	Document Number	Rev 0.1
Date: Friday, March 02, 2012	Sheet 1	of 1