-- generated by newgenasym Thu Oct 19 14:36:06 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity cap_sm_pol is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC);
end cap_sm_pol;
