-- generated by newgenasym Thu Jan 18 10:27:38 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity resistor_sm is
    port (    
	A:         INOUT  STD_LOGIC;    
	B:         INOUT  STD_LOGIC);
end resistor_sm;
