-- generated by newgenasym Mon Apr 24 17:20:52 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity led_sm is
    port (    
	A:         INOUT  STD_LOGIC;    
	C:         INOUT  STD_LOGIC);
end led_sm;
