

### Smart Configurator for RX V2.6.0

### **Release Note**

R20UT4487ES0260 Rev.2.60 Jul.20.20

### Introduction

Thank you for using the Smart Configurator for RX. This document describes the restrictions and points for caution. Read this document before using the product.

### Contents

1.	Introduction	5
1.1	System requirements	5
1.1.1	PC	5
1.1.2	Development Environments	5
2.	Support List	6
2.1	Support Devices List	6
2.2	Support Components List	11
2.3	New support	17
2.3.1	Analog Front End (AFE) driver component has been supported in RX23E-A	17
2.3.2	The 'Creation Date' attribute value in the code generation driver file can be turned off by Smart Configurator preference setting	.18
2.3.3	CMOS output/N-Channel open drain, High drive settings are open for configuration in PORT driver component even pins are not used as GPIO	
2.3.4	Pin and interrupt information have been added into migration report after device migration is completed	.19
2.3.5	BSP component is added as default in the standalone RCP of Smart Configurator	19
2.3.6	FIT module component <symbol> information has been added into user CS+ project when this FIT module component is added by Smart Configurator</symbol>	
2.3.7	A new API for setting disconnection detection assist has been added in DSAD components for RX23E-A device	.19
2.3.8	The device selection option in the Smart Configurator "Board" page has been shifted to the e²studi 'Device Change' wizard	
3.	Changes	20
3.1	Correction of issues/limitations	20
3.1.1	Fixed the issue that analog voltage settings in clock page cannot be ported over successfully after device migration	
3.1.2	Fixed the redundant pin assignment issue when temperature sensor is used for positive signal inpu	
3.1.3	Fixed the issue that USB0_DP and USB0_DM are not displayed on the pin function list of pin page	24
3.1.4	Fixed the redundant pin assignment issue when SDCS is used in Buses component	24
3.1.5	Fixed the wrong address range issue for vector base address setting in Data Transfer Controller (DTC) component	.24



3.1.6	Fixed the wrong generated code issue for RWKCNT register in Real Time Clock (RTC) component24	4
3.1.7	Fixed the missing code issue for comparison window A channel selection setting in Single Scan Mode S12AD and Continuous Scan Mode S12AD components24	4
3.1.8	Fixed the wrong generated codes issue for bit rate setting in SCI/SCIF Asynchronous Mode component	4
3.1.9	Fixed the wrong codes issue for programmable gain amplifier (PGA) differential input enable setting when using AN007 or AN107 for conversion in S12AD components	5
3.1.10	Fixed the issue that SCI8 and SCI9 are not supported in I2C master mode component	5
3.1.11	Fixed the code initialization issue for POECR2 and POECR3 registers in PORT Output Enable (POE component	
3.1.12	Fixed the incorrect stop sequence issue when using synchronized start function in DSAD components	5
3.1.13	Fixed the missing code issue for stopping MTU4 timer count operation in Complimentary PWM Mode component	
3.1.14	Fixed the redundant GUI controls issue for programmable gain amplifier (PGA) settings in Single Scan Mode S12AD component	5
3.1.15	Fixed the ethernet common pins display issue on the hardware resource tree of pin page	5
3.1.16	Fixed the analog shared pins issue when using S12AD and DSAD components at the same time 25	5
3.1.17	Fixed the RXD12 pin assignment issue when using SCI channel 12 with reception mode in SCI/SCIF Asynchronous Mode component	
3.1.18	Fixed the missing codes issue for the receive interrupt service routine API in SCI/SCIF Asynchronous Mode component	
3.1.19	Fixed the CS+ build setting change issue after code generation was executed	3
3.1.20	Fixed the 'volatile' keyword missing issue for global variables declaration in SCI Smart Card component	5
3.1.21	Fixed the redundant code issue for BCLK pin output control setting in the clock initialization API 26	3
3.1.22	Fixed the 'Enable' check box status issue in pin function list of pin page when using SC in e <sup>2</sup> studio 64 bits version	
3.1.23	Fixed the no hyperlink issue for the generated image file of MCU package view on the SC output console	5
3.1.24	Fixed the garbled comments issue when importing pin assignment xml file with Japanese characters comments	
3.1.25	Fixed the unnecessary pin assignment warning issue when using FIT 'r_sci_rx' component	7
3.1.26	Fixed the lack of comment information issue in the CSV file exported from pin page27	7
3.1.27	Fixed the issue that board pins are not selected as default when 'r_sci_rx' FIT component is added27	7
3.1.28	Fixed the incorrect 'Used' status issue for SWINT interrupt in the interrupt page when 'r_bsp' component is removed and then added back in the component page	7
3.1.29	Fixed the no warning message issue when CTS# and RTS# are assigned to different pin numbers in FIT 'r sci rx' component	
3.1.30	Fixed the inconsistent status issue for the unloaded components in between the component page and the overview page	7
	Fixed the inconsistent status issue for the unloaded components in between the component page	



Chang	ged all the analog power pins from configurable to read only in the pin page	. 28
3.2.1	Changed all the analog power pins from configurable to read only in the page	. 29
3.2.2	Default operation voltage setting had been changed in the DSAD components	. 29
3.2.3	SSL GUI settings had been removed from command setting group in the SPI Clock Synchronous Mode component	. 29
3.2.4	The board pin mismatch warning specification had been improved for catching another scenario where a pin function is assigned to a pin number reserved for another board pin function	29
3.2.5	The labeling in the 'New Component' dialog had been changed from 'Type' to 'Category' to better reflect the filtering capability to choose between Drivers, Middleware and Startup components	
3.2.6	The warning message for pins with no software components configuration have their default seve downgraded to 'Information'	-
3.2.7	The 'New Component' dialog had been improved to show the full component name of each FIT component in the 'Components' column	31
4. L	ist of RENESAS TOOL NEWS AND TECHNICAL UPDATE	.32
5. F	Points for Limitation	.35
5.1	List of Limitation	. 35
5.2	Details of Limitation	. 36
5.2.1	Note on external bus GUI setting (BCLK) on the clock page	. 36
5.2.2	Note on Hi-Z GUI setting in the PORT component	. 36
5.2.3	Note on CLKOUT pin settings on the clock page	. 36
5.2.4	Note on section settings while using FIT modules	. 37
5.2.5	Note on LCD clock source unused status setting on clock page	. 37
5.2.6	Note on the frequency setting of main clock oscillator on clock page	. 37
5.2.7	Note on HOCO oscillation enable after reset GUI configuration on the clock page	. 37
5.2.8	Note on the PLL clock source when USB clock is used on the clock page	. 37
5.2.9	Note on the error icon display issue on the USB-PLL circuit of clock page	. 37
5.2.10	Note on CLKOUT25M pin usage on the pin page	. 37
5.2.11	Note on 10bits address support in master receive mode of I2C master component	. 37
5.2.12	Note on MTU1 and MTU2 GUI display issue in PWM Mode component	. 37
	Note on pin assignments when multiple FIT components are added simultaneously	
6. F	Points for Caution	.39
6.1	List of Caution	. 39
6.2	Details of Caution	. 41
6.2.1	Note on configuring GPT interrupts	. 41
6.2.2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchron	ous
	Mode	. 42
6.2.3	Note on using only reception in SCI Clock Synchronous Mode	. 42
6.2.4	Note on using high transfer speed in SCIF Synchronous Mode	. 42
6.2.5	Note on device change functionality	. 43
6.2.6	Note on using Smart Configurator for RTOS project	. 43



6.2.7	Note on using Smart Configurator for GCC project in e <sup>2</sup> studio 7.4.0	43
6.2.8	Note on using Data Transfer Controller	43
6.2.9	Note on Ports setting when using S12AD components	43
6.2.10	Note on section build warning when using FIT components	43
6.2.11	Note on clock frequency usage	44
Revisi	on History	45



### 1. Introduction

Smart Configurator is a utility for combining software to meet your needs. It supports the following three functions related to the embedding of Renesas drivers in your systems: importing middleware, generating driver code, and setting pins.

### 1.1 System requirements

The operating environment is as follows.

### 1.1.1 PC

- IBM PC/AT compatibles (Windows® 10, Windows® 8.1)
- Processor: 1 GHz or higher (must support hyper-threading, multi-core CPUs)
- Memory capacity: 2 GB or more recommended. Minimum requirement is 1 GB or more (64-bit Windows requires 2 GB or more)
- Hard disk capacity: 200 MB or more spare capacity
- Display: 1024 x 768 or higher resolution, 65,536 or more colorsAll other necessary software environments in addition to Windows OS: Java Runtime Environment

### 1.1.2 Development Environments

- Renesas electronics Compiler for RX [CC-RX] V3.01.00 or later
- GCC for Renesas 4.8.4.201902 or later
- IAR Embedded Workbench 4.12.1 or later



### 2. Support List

### 2.1 Support Devices List

Below is a list of devices supported by the Smart Configurator for RX V2.6.0.

#### **Table 2-1 Support Devices**

Group (HW Manual number)	PIN	Device name
RX110 Group	36pin	R5F5110HAxLM, R5F5110JAxLM, R5F51101AxLM, R5F51103AxLM
(R01UH0421EJ0120)	40pin	R5F51101AxNF, R5F51103AxNF, R5F5110HAxNF, R5F5110JAxNF
	48pin	R5F51101AxNE, R5F51103AxNE, R5F51104AxNE, R5F51105AxNE, R5F5110JAxNE, R5F51101AxFL, R5F51103AxFL, R5F51104AxFL, R5F51105AxFL, R5F5110JAxFL
	64pin	R5F51101AxLF, R5F51103AxLF, R5F51104AxLF, R5F51105AxLF, R5F5110JAxLF, R5F51101AxFK, R5F51103AxFK, R5F51104AxFK, R5F51105AxFK, R5F5110JAxFK, R5F51101AxFM, R5F51103AxFM, R5F51104AxFM, R5F51105AxFM, R5F5110JAxFM
RX111 Group	36pin	R5F51111AxLM, R5F51113AxLM, R5F5111JAxLM
(R01UH0365EJ0130)	40pin	R5F51111AxNF, R5F51113AxNF, R5F5111JAxNF
	48pin	R5F51111AxFL, R5F51113AxFL, R5F51114AxFL, R5F51115AxFL, R5F51116AxFL, R5F51117AxFL, R5F51118AxFL, R5F5111JAxFL, R5F51111AxNE, R5F51113AxNE, R5F51114AxNE, R5F51115AxNE, R5F51116AxNE, R5F51117AxNE, R5F51118AxNE, R5F5111JAxNE
	64pin	R5F51111AxFM, R5F51113AxFM, R5F51114AxFM, R5F51115AxFM, R5F51116AxFM, R5F51117AxFM, R5F51118AxFM, R5F5111JAxFM, R5F51111AxFK, R5F51113AxFK, R5F51114AxFK, R5F51115AxFK, R5F51116AxFK, R5F51117AxFK, R5F51118AxFK, R5F5111JAxFK, R5F51111AxLF, R5F51113AxLF, R5F51114AxLF, R5F51115AxLF, R5F51116AxLF, R5F51117AxLF, R5F51118AxLF, R5F5111JAxLF
RX113 Group	64pin	R5F51135AxFM, R5F51136AxFM, R5F51137AxFM, R5F51138AxFM
(R01UH0448EJ0110)	100pin	R5F51135AxLJ, R5F51136AxLJ, R5F51137AxLJ, R5F51138AxLJ, R5F51135AxFP, R5F51136AxFP, R5F51137AxFP, R5F51138AxFP
RX130 Group (R01UH0560EJ0200)	48pin	R5F51303AxFL, R5F51305AxFL, R5F51303AxNE, R5F51305AxNE, R5F51306AxNE, R5F51306AxFL, R5F51307AxNE, R5F51307AxFL, R5F51308AxNE, R5F51308AxFL, R5F51306BxFL
	64pin	R5F51303AxFM, R5F51305AxFM, R5F51303AxFK, R5F51305AxFK, R5F51306AxFK, R5F51306AxFM, R5F51307AxFK, R5F51307AxFM, R5F51308AxFK, R5F51308AxFM R5F51308AxFK, R5F51308AxFM, R5F51306BxFK, R5F51306BxFM
	80pin	R5F51303AxFN, R5F51305AxFN, R5F51306AxFN, R5F51306BxFN
	100pin	R5F51305AxFP, R5F51306AxFP, R5F51307AxFP, R5F51308AxFP, R5F51305BxFP, R5F51306BxFP
RX13T Group	32pin	R5F513T3AxFJ, R5F513T5AxFJ
(R01UH0822EJ0100)	48pin	R5F513T5AxFL, R5F513T3AxFL
RX230 Group	48pin	R5F52305AxNE, R5F52306AxNE, R5F52305AxFL, R5F52306AxFL
(R01UH0496EJ0110)	64pin	R5F52305AxND, R5F52306AxND, R5F52305AxFM, R5F52306AxFM, R5F52306AxFM, R5F52306AxLF, R5F52306AxLF
	100pin	R5F52305AxLA, R5F52306AxLA, R5F52305AxFP, R5F52306AxFP



#### Table 2-2 Support Devices

Group	PIN	Device name							
(HW Manual number)									
RX231 Group (R01UH0496EJ0110)	48pin	R5F52315AxNE, R5F52316AxNE, R5F52317AxNE, R5F52318AxNE, R5F52315CxNE, R5F52316CxNE, R5F52317BxNE, R5F52318BxNE, R5F52315AxFL, R5F52316AxFL, R5F52317AxFL, R5F52318AxFL, R5F52315CxFL, R5F52316CxFL, R5F52317BxFL, R5F52318BxFL							
	64pin	R5F52315AxND, R5F52316AxND, R5F52317AxND, R5F52318AxND, R5F52315CxND, R5F52316CxND, R5F52317BxND, R5F52318BxND, R5F52315AxFM, R5F52316AxFM, R5F52317AxFM, R5F52318AxFM, R5F52315CxFM, R5F52316CxFM, R5F52317BxFM, R5F52318BxFM, R5F52315CxLF, R5F52316CxLF							
	100pin	R5F52315AxLA, R5F52316AxLA, R5F52317AxLA, R5F52318AxLA, R5F52315CxLA, R5F52316CxLA, R5F52317BxLA, R5F52318BxLA, R5F52315AxFP, R5F52316AxFP, R5F52317AxFP, R5F52318AxFP, R5F52315CxFP, R5F52316CxFP, R5F52317BxFP, R5F52318BxFP							
RX23E-A Group	40pin	R5F523E5AxNF, R5F523E6AxNF							
(R01UH0801EJ0100)	48pin	R5F523E5AxFL, R5F523E6AxFL							
RX23T Group	48pin	R5F523T3AxFL, R5F523T5AxFL							
(R01UH0520EJ0110)	52pin	R5F523T5AxFD, R5F523T3AxFD							
	64pin	R5F523T5AxFM, R5F523T3AxFM							
RX23W Group	56pin	R5F523W8BxNG, R5F523W8AxNG, R5F523W7BxNG, R5F523W7AxNG							
(R01UH0823EJ0100)	85pin	R5F523W7AxBL, R5F523W8AxBL, R5F523W8BxBL, R5F523W7BxBL							
RX24T Group	64pin	R5F524TAAxFM, R5F524T8AxFM, R5F524TAAxFK, R5F524T8AxFK							
(R01UH0576EJ0200)	80pin	R5F524TAAxFF, R5F524T8AxFF, R5F524TAAxFN, R5F524T8AxFN							
	100pin	R5F524TCAxFP, R5F524T8AxFP, R5F524TBAxFP, R5F524TEAxFP, R5F524TAAxFP							
RX24U Group	100pin	R5F524UEAxFP, R5F524UCAxFP, R5F524UBAxFP							
(R01UH0658EJ0100)	144pin	R5F524UEAxFB, R5F524UBAxFB, R5F524UCAxFB							
RX64M Group (R01UH0377EJ0110)	100pin	R5F564MFCxFP, R5F564MFCxLJ, R5F564MFDxFP, R5F564MFDxLJ, R5F564MGCxFP, R5F564MGCxLJ, R5F564MGDxFP, R5F564MGDxLJ, R5F564MJCxFP, R5F564MJCxLJ, R5F564MJDxFP, R5F564MJDxLJ, R5F564MLCxFP, R5F564MLCxLJ, R5F564MLDxFP, R5F564MLDxLJ							
	144/145pin	R5F564MFCxFB, R5F564MFCxLK, R5F564MFDxFB, R5F564MFDxLK, R5F564MGCxFB, R5F564MGCxLK, R5F564MGDxFB, R5F564MGDxLK, R5F564MJCxFB, R5F564MJCxLK, R5F564MJDxFB, R5F564MJDxLK, R5F564MLCxFB, R5F564MLCxLK, R5F564MLDxFB, R5F564MLDxLK							
	176/177pin	R5F564MFDxFC, R5F564MFDxBG, R5F564MFDxLC, R5F564MFCxFC, R5F564MFCxBG, R5F564MFCxLC, R5F564MGDxFC, R5F564MGDxBG, R5F564MGDxLC, R5F564MGCxFC, R5F564MGCxBG, R5F564MGCxLC, R5F564MJDxFC, R5F564MJDxBG, R5F564MJDxLC, R5F564MJCxFC, R5F564MJCxBG, R5F564MJCxLC, R5F564MLDxFC, R5F564MLDxBG, R5F564MLDxLC, R5F564MLCxFC, R5F564MLCxBG, R5F564MLCxLC							



#### **Table 2-3 Support Devices**

Group (HW Manual number)	PIN	Device name
RX65N Group (R01UH0590EJ0210)	100pin	R5F565N9AxLJ, R5F565N9BxLJ, R5F565N9ExLJ, R5F565N9FxLJ, R5F565N7AxLJ, R5F565N7BxLJ, R5F565N7ExLJ, R5F565N7FxLJ, R5F565N4AxLJ, R5F565N4BxLJ, R5F565N4ExLJ, R5F565N4FxLJ, R5F565N9AxFP, R5F565N9BxFP, R5F565N9ExFP, R5F565N9FxFP, R5F565N7AxFP, R5F565N7BxFP, R5F565N7ExFP, R5F565N7FxFP, R5F565N4AxFP, R5F565N4BxFP, R5F565N4ExFP, R5F565N4FxFP, R5F565N4AxFP, R5F565N4BxFP, R5F565N4ExFP, R5F565N4FxFP, R5F565NCHxLJ, R5F565NCDxLJ, R5F565NEHxLJ, R5F565NEDxLJ, R5F565NCHxFP, R5F565NCDxFP, R5F565NEHxFP, R5F565NEDxFP
	144/145pin	R5F565N9AxFB, R5F565N9BxFB, R5F565N9ExFB, R5F565N9FxFB, R5F565N7AxFB, R5F565N7BxFB, R5F565N7ExFB, R5F565N7FxFB, R5F565N4AxFB, R5F565N4BxFB, R5F565N4ExFB, R5F565N4FxFB, R5F565NCHxFB, R5F565NCDxFB, R5F565N8EHxFB, R5F565N8EDxFB, R5F565N9AxLK, R5F565N9BxLK, R5F565N9ExLK, R5F565N9FxLK, R5F565N7AxLK, R5F565N7BxLK, R5F565N7ExLK, R5F565N7FxLK, R5F565N4AxLK, R5F565N4BxLK, R5F565N4ExLK, R5F565N4FxLK, R5F565N4AxLK, R5F565N4BxLK, R5F565N4ExLK, R5F565N4FxLK, R5F565NCHxLK, R5F565NCDxLK, R5F565NEHxLK, R5F565NEDxLK
	176/177pin	R5F565NCHxBG, R5F565NCDxBG, R5F565NEHxBG, R5F565NEDxBG, R5F565NCHxFC, R5F565NCDxFC, R5F565NEHxFC, R5F565NEDxFC, R5F565NCHxLC, R5F565NCDxLC, R5F565NEHxLC, R5F565NEDxLC
RX651 Group (R01UH0590EJ0210)	64pin	R5F5651CHxFM,R5F56514FxFM, R5F5651EHxFM, R5F5651CDxFM, R5F56514FxBP, R5F56514BxFM, R5F56519FxBP, R5F5651CDxBP, R5F5651EDxBP, R5F5651EDxFM, R5F56517BxBP, R5F5651EHxBP, R5F56519BxBP, R5F56517FxBP, R5F5651CHxBP, R5F56519FxFM, R5F56517BxFM, R5F56514BxBP, R5F56519BxFM, R5F56517FxFM
	100pin	R5F56519AxLJ, R5F56519BxLJ, R5F56519ExLJ, R5F56519FxLJ, R5F56517AxLJ, R5F56517BxLJ, R5F56517ExLJ, R5F56517FxLJ, R5F56514AxLJ, R5F56514BxLJ, R5F56514ExLJ, R5F56514FxLJ, R5F56519AxFP, R5F56519BxFP, R5F56519ExFP, R5F56519FxFP, R5F56517AxFP, R5F56517BxFP, R5F56517ExFP, R5F56517FxFP, R5F56514AxFP, R5F56514BxFP, R5F56514ExFP, R5F56514FxFP
	144/145pin	R5F56519AxFB, R5F56519BxFB, R5F56519ExFB, R5F56519FxFB, R5F56517AxFB, R5F56517BxFB, R5F56517ExFB, R5F56517FxFB, R5F56514AxFB, R5F56514BxFB, R5F56514ExFB, R5F56514FxFB, R5F5651CDxFB, R5F5651CHxFB, R5F5651EDxFB, R5F5651EHxFB, R5F56519AxLK, R5F56519BxLK, R5F56519ExLK, R5F56519FxLK, R5F56517AxLK, R5F56517BxLK, R5F56517ExLK, R5F56517FxLK, R5F56514AxLK, R5F56514BxLK, R5F56514ExLK, R5F56514FxLK, R5F56514AxLK, R5F5651CHxLK, R5F56514ExLK, R5F56514FxLK, R5F5651CDxLK, R5F5651CHxLK, R5F5651EDxLK, R5F5651EHxLK
	176/177pin	R5F5651CDxBG, R5F5651CDxFC, R5F5651CHxBG, R5F5651CHxFC, R5F5651EDxBG, R5F5651EDxFC, R5F5651EHxBG, R5F5651EHxFC, R5F5651CDxLC, R5F5651CHxLC, R5F5651EDxLC, R5F5651EHxLC
RX66N Group	100pin	R5F566NNDxFP, R5F566NNHxFP, R5F566NDDxFP, R5F566NDHxFP
(R01UH0825EJ0100)	144pin	R5F566NNDxFB, R5F566NNHxFB, R5F566NDDxFB, R5F566NDHxFB
	145pin	R5F566NNDxLK, R5F566NNHxLK, R5F566NDDxLK, R5F566NDHxLK
	176pin	R5F566NNDxFC, R5F566NNHxFC, R5F566NDDxFC, R5F566NDHxFC, R5F566NDHxBG, R5F566NNDxBG, R5F566NDHxBG
	244pin	R5F566NNDxBD, R5F566NNHxBD, R5F566NDDxBD, R5F566NDHxBD



#### **Table 2-4 Support Devices**

Group (HW Manual number)	PIN	Device name
RX66T Group	64pin	R5F566TAAxFM, R5F566TAExDFM, R5F566TEAxFM, R5F566TEExFM
(R01UH0749EJ0100)	80pin	R5F566TAAxFF, R5F566TAExFF, R5F566TEAxFF, R5F566TEExFF, R5F566TAAxFN, R5F566TAExFN, R5F566TEAxFN, R5F566TEExFN
	100pin	R5F566TKCxFP, R5F566TAExFP, R5F566TFFxFP, R5F566TFCxFP, R5F566TFExFP, R5F566TFBxFP, R5F566TFAxFP, R5F566TABxFP, R5F566TAFxFP, R5F566TEFxFP, R5F566TKFxFP, R5F566TKGxFP, R5F566TKAxFP, R5F566TKExFP, R5F566TKBxFP, R5F566TEBxFP, R5F566TEExFP, R5F566TEAxFP, R5F566TAAxFP, R5F566TFGxFP
	112pin	R5F566TAAxFH, R5F566TAExFH, R5F566TEExFH, R5F566TEAxFH
	144pin	R5F566TKCxFB, R5F566TFGxFB, R5F566TFCxFB, R5F566TKGxFB
RX71M Group (R01UH0493EJ0110)	100pin	R5F571MLCxFP, R5F571MLDxFP, R5F571MLGxFP, R5F571MLHxFP, R5F571MJCxFP, R5F571MJDxFP, R5F571MJGxFP, R5F571MJHxFP, R5F571MGCxFP, R5F571MGDxFP, R5F571MGGxFP, R5F571MGHxFP, R5F571MFCxFP, R5F571MFDxFP, R5F571MFGxFP, R5F571MFHxFP, R5F571MLCxLJ, R5F571MLDxLJ, R5F571MLGxLJ, R5F571MLHxLJ, R5F571MJCxLJ, R5F571MJDxLJ, R5F571MJGxLJ, R5F571MJHxLJ, R5F571MGCxLJ, R5F571MGDxLJ, R5F571MGGxLJ, R5F571MGHxLJ, R5F571MFCxLJ, R5F571MFDxLJ, R5F571MFGxLJ, R5F571MFHxLJ
	144/145pin	R5F571MLCxLK, R5F571MLDxLK, R5F571MLGxLK, R5F571MLHxLK, R5F571MJCxLK, R5F571MJDxLK, R5F571MJGxLK, R5F571MJHxLK, R5F571MGCxLK, R5F571MGDxLK, R5F571MGGxLK, R5F571MGHxLK, R5F571MFCxLK, R5F571MFDxLK, R5F571MFGxLK, R5F571MFHxLK, R5F571MLCxFB, R5F571MLDxFB, R5F571MLGxFB, R5F571MLHxFB, R5F571MJCxFB, R5F571MJDxFB, R5F571MJGxFB, R5F571MJHxFB, R5F571MGCxFB, R5F571MGDxFB, R5F571MGGxFB, R5F571MGHxFB, R5F571MGCxFB, R5F571MFDxFB, R5F571MGGxFB, R5F571MGHxFB, R5F571MFCxFB, R5F571MFDxFB, R5F571MFGxFB, R5F571MFHxFB
	176/177pin	R5F571MLCxFC, R5F571MLDxFC, R5F571MLGxFC, R5F571MLHxFC, R5F571MJCxFC, R5F571MJDxFC, R5F571MJGxFC, R5F571MJHxFC, R5F571MGCxFC, R5F571MGDxFC, R5F571MGGxFC, R5F571MGHxFC, R5F571MFCxFC, R5F571MFDxFC, R5F571MFGxFC, R5F571MFHxFC, R5F571MLCxLC, R5F571MLDxLC, R5F571MLGxLC, R5F571MLHxLC, R5F571MJCxLC, R5F571MJDxLC, R5F571MJGxLC, R5F571MJHxLC, R5F571MGCxLC, R5F571MGDxLC, R5F571MGGxLC, R5F571MGHxLC, R5F571MGCxLC, R5F571MGDxLC, R5F571MGGxLC, R5F571MGHxLC, R5F571MFCxLC, R5F571MGDxLC, R5F571MGGxLC, R5F571MGHxLC, R5F571MFCxLC, R5F571MLDxBG, R5F571MLGxBG, R5F571MHXBG, R5F571MJCxBG, R5F571MJDxBG, R5F571MJGxBG, R5F571MJHxBG, R5F571MGCxBG, R5F571MGDxBG, R5F571MGGxBG, R5F571MGHxBG, R5F571MGCxBG, R5F571MGDxBG, R5F571MGGxBG, R5F571MGHxBG, R5F571MFCxBG, R5F571MFDxBG, R5F571MFGxBG, R5F571MFHxBG
RX72M Group (R01UH0804EJ0100)	176pin	R5F572MNHxFC, R5F572MDDxBG, R5F572MNDxFC, R5F572MDHxBG, R5F572MDDxFC, R5F572MNHxBG, R5F572MNDxBG, R5F572MDHxFC
	224pin	R5F572MDDxBD, R5F572MDHxBD, R5F572MNHxBD, R5F572MNDxBD
RX72N Group	100pin	R5F572NNDxFP, R5F572NNHxFP, R5F572NDDxFP, R5F572NDHxFP
(R01UH0824EJ0100)	144pin	R5F572NNDxFB, R5F572NNHxFB, R5F572NDDxFB, R5F572NDHxFB
	145pin	R5F572NNDxLK, R5F572NNHxLK, R5F572NDDxLK, R5F572NDHxLK
	176pin	R5F572NNDxFC, R5F572NNHxFC, R5F572NDDxFC, R5F572NDHxFC, R5F572NDHxBG, R5F572NNHxBG, R5F572NDDxBG, R5F572NDHxBG



### Table 2-5 Support Devices

Group (HW Manual number)	PIN	Device name
RX72T Group (R01UH0803EJ0100)	100pin	R5F572TKExFP, R5F572TFFxFP, R5F572TKFxFP, R5F572TFGxFP, R5F572TKCxFP, R5F572TFBxFP, R5F572TFExFP, R5F572TFCxFP, R5F572TFAxFP, R5F572TKAxFP, R5F572TKBxFP, R5F572TKGxFP
	144pin	R5F572TKGxFB, R5F572TKCxFB, R5F572TFGxFB, R5F572TFCxFB



### 2.2 Support Components List

Below is a list of Components supported by the Smart Configurator for RX V2.6.0.

#### Table 2-6 Support Components (RX100, RX200 family)

o: Support, /: Non-support

No	Components	Mode	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	<b>RX24T, RX24U</b>	Remarks
1	8-Bit Timer	-	/	/	0	0	/	0	0	0	0	0	
2	CRC Calculator	-	0	0	0	0	0	0	0	0	0	0	
3	D/A Converter	-	/	0	0	0	0	0	/	0	0	0	
4	DMA Controller	-	/	/	/	/	/	0	0	/	0	/	
5	I2C Slave Mode	I2C mode	0	0	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	0	0	
6	I2C Master Mode	I2C mode	0	0	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	0	0	
7	LCD Controller		/	/	0	/	/	/	/	/	/	/	
8	PWM Mode Timer	PWM mode 1	0	0	0	0	0	0	0	0	0	0	
		PWM mode 2	0	0	0	0	0	0	0	0	0	0	
9	SCI/SCIF Clock Synchronous	Transmission	0	0	0	0	0	0	0	0	0	0	Note 1, 2
	Mode	Reception	0	0	0	0	0	0	0	0	0	0	Note 1, 2
		Transmission/Reception	0	0	0	0	0	0	0	0	0		Note 1, 2
10	SCI/SCIF Asynchronous Mode	Transmission	0	0	0	0	0	0	0	0	0	0	Note 1
		Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Transmission/Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Reception	0	0	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission/Reception	0	0	0	0	0	0	0	0	0	0	Note 1
11	SPI Clock Synchronous Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	0	0	
12	SPI Operation Mode	Slave transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Slave transmit only	0	0	0	0	/	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Master transmit only	0	0	0	0	/	0	0	0	0	0	
		Multi-master transmit/receive	0	0	0	0	/	0	0	0	0	0	
		Multi-master transmit only	0	0	0	0	/	0	0	0	0	0	
13	Event Link Controller	-	/	0	0	0	/	0	0	/	0	/	
14	Watchdog Timer	-	0	0	0	0	/	0	0	0	0	0	
15	Clock Frequency Accuracy Measurement Circuit I. Refer to No 2, 3 in Table 6-2	-	0	0	0	0	0	0	0	0	0	0	

Note 1. Refer to No 2, 3 in Table 6-2 Note 2. Refer to No 4 in Table 6-2



#### Table 2-7 Support Components (RX100, RX200 family)

o: Support, /: Non-support

			RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	
No	Components	Mode						-				Ċ	Remarks
16	Group Scan Mode S12AD	-	0	0	0	0	0	0	0	0	0	0	
17	Comparator	-	/	/	0	0	0	0	/	/	0	/	
18	Compare Match Timer	-	0	0	0	0	0	0	0	0	0	0	
19	Single Scan Mode S12AD	-	0	0	0	0	0	0	0	0	0	0	
20	Smart Card Interface Mode	Transmission	0	0	0	0	0	0	0	0	0	0	
		Reception	0	0	0	0	0	0	0	0	0	0	
		Transmission/Reception	0	0	0	0	0	0	0	0	0	0	
21	Dead-time Compensation Counter	-	0	0	0	0	0	0	0	0	/	0	
22	Data Transfer Controller	-	0	0	0	0	0	0	0	0	0	0	Note 3
23	Data Operation Circuit	-	0	0	0	0	0	0	0	0	0	0	
24	Normal Mode Timer		0	0	0	0	0	0	0	0	0	0	
25	Buses	-	0	0	0	0	0	0	0	0	0	0	
26	Programmable Pulse Generator	-	/	/	/	/	/	/	/	/	/	/	
27	Ports	-	0	0	0	0	0	0	0	0	0	0	
28	Port Output Enable	-	/	0	0	0	0	0	0	0	0	0	
29	Real Time Clock	Binary	0	0	0	0	/	0	/	/	0	/	
		Calendar	0	0	0	0	/	0	/	/	0	/	
30	Remote Control Signal Receiver	-	/	/	/	0	/	/	/	/	/	/	
31	Low-Power Timer	-	/	/	0	0	/	0	0	/	0	/	
32	Phase Counting Mode Timer	-	0	0	0	0	0	0	0	0	0	0	
33	Interrupt Controller	-	0	0	0	0	0	0	0	0	0	0	
34	General PWM Timer	Saw-wave PWM mode	/	/	/	/	/	/	/	0	/	0	Note 4
		Saw-wave one-shot pulse mode	/	/	/	/	/	/	/	0	/	1	Note 4
		Triangle-wave PWM mode 1	/	/	/	/	/	/	/	0	/	0	Note 4
		Triangle-wave PWM mode 2	/	/	/	/	/	/	/	0	/	0	Note 4
		Triangle-wave PWM mode 3	/	/	/	/	/	/	/	0	/	0	Note 4
35	Low Power Consumption	-	0	0	0	0	0	0	0	0	0	0	
36	Complementary PWM Mode Timer	Complementary PWM mode	/	0	0	0	0	0	0	0	0	0	
		Complementary PWM mode 2	/	0	0	0	0	0	0	0	0	0	
		Complementary PWM mode	/	0	0	0	0	0	0	0	0	0	
									•				

Note 3. Refer to No 8 in Table 6-1 Note 4. Refer to No 1 in Table 6-1



#### Table 2-8 Support Components (RX100, RX200 family)

o: Support, /: Non-support

No	Components	Mode	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
38	Voltage Detection Circuit	-	0	0	0	0	0	0	0	0	0	0	
39	Delta-Sigma Modulator	Master	/	/	/	/	/	/	/	/	/	/	
	Interface	Slave	/	/	/	/	/	/	/	/	/	/	
40	Single Scan Mode DSAD	-	/	/	/	/	/	/	0	/	/	/	
41	Continuous Scan Mode DSAD	-	/	/	/	/	/	/	0	/	/	/	
42	Analog Front End	-	/	/	/	/	/	/	0	/	/	/	



### Table 2-9 Support Components (RX600, RX700 family)

o: Support, /: Non-support

			RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N		
No	Components	Mode		_							Remarks
1	8-Bit Timer	-	0	0	0	0	0	0	0	0	
2	CRC Calculator	-	0	0	0	0	0	0	0	0	
3	D/A Converter	-	0	0	0	0	0	0	0	0	
4	DMA Controller	-	0	0	0	0	0	0	0	0	
5	I2C Slave Mode	I2C mode	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	
6	I2C Master Mode	I2C mode	0	0	0	0	0	0	0	0	
		SMBus mode	0	0	0	0	0	0	0	0	
7	LCD Controller		/	/	/	/	/	/	/	/	
8	PWM Mode Timer	PWM mode 1	0	0	0	0	0	0	0	0	
		PWM mode 2	0	0	0	0	0	0	0	0	
9	SCI/SCIF Clock Synchronous	Transmission	0	0	0	0	0	0	0	0	Note 1, 2
	Mode	Reception	0	0	0	0	0	0	0	0	Note 1, 2
		Transmission/Reception	0	0	0	0	0	0	0	0	Note 1, 2
10	SCI/SCIF Asynchronous Mode	Transmission	0	0	0	0	0	0	0	0	Note 1
		Reception	0	0	0	0	0	0	0	0	Note 1
		Transmission/Reception	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Reception	0	0	0	0	0	0	0	0	Note 1
		Multi-processor Transmission/Reception	0	0	0	0	0	0	0	0	Note 1
11	SPI Clock Synchronous Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	
12	SPI Operation Mode	Slave transmit/receive	0	0	0	0	0	0	0	0	
		Slave transmit only	0	0	0	0	0	0	0	0	
		Master transmit/receive	0	0	0	0	0	0	0	0	
		Master transmit only	0	0	0	0	0	0	0	0	
		Multi-master transmit/receive	0	0	0	0	0	0	0	0	
		Multi-master transmit only	0	0	0	0	0	0	0	0	
13	Event Link Controller	-	0	0	0	0	0	0	0	0	
14	Watchdog Timer	-	0	0	0	0	0	0	0	0	
15	Clock Frequency Accuracy Measurement Circuit	-	0	0	0	0	0	0	0	0	

Note 1. Refer to No 2, 3 in Table 6-2 Note 2. Refer to No 4 in Table 6-2



#### Table 2-10 Support Components (RX600, RX700 family)

o: Support, /: Non-support

			R	R	R	R	ת	R	R	R	
			RX64M	RX65N,	RX66N	X66	RX71M	RX72M	RX72N	RX72T	
			Ż		ž	Ĥ	Ξ	Ň	ž	Ä	
				RX651							
No	Components	Mode		5							Remarks
16	Group Scan Mode S12AD	-	0	0	0	0	0	0	0	0	
17	Comparator	-	/	/	/	0	/	0	/	0	
18	Compare Match Timer	-	0	0	0	0	0	0	0	0	
19	Single Scan Mode S12AD	-	0	0	0	0	0	0	0	0	
20	Smart Card Interface Mode	Transmission	0	0	0	0	0	0	0	0	
		Reception	0	0	0	0	0	0	0	0	
		Transmission/Reception	0	0	0	0	0	0	0	0	
21	Dead-time Compensation Counter	-	0	0	0	0	0	0	0	0	
22	Data Transfer Controller	-	0	0	0	0	0	0	0	0	Note 3
23	Data Operation Circuit	-	0	0	0	0	0	0	0	0	-
24	Normal Mode Timer		0	0	0	0	0	0	0	0	
25	Buses	-	0	0	0	0	0	0	0	0	
26	Programmable Pulse Generator	-	0	0	0	/	0	/	0	/	
27	Ports		0	0	0	0	0	0	0	0	
27 28	Port Output Enable		0	0	0	0	0	0	0	0	
20 29	Real Time Clock	- Pinon/	0	0		0	0	1	0	/	
29		Binary Calendar			0	/		/		/	
20	Demote Control Signal	Calendar	0	0	0	/	0	/	0	/	
30	Remote Control Signal Receiver	-	/	/	/	/	/	/	/	/	
31	Low-Power Timer	-	/	/	/	/	/	/	/	/	
32	Phase Counting Mode Timer	-	0	0	0	0	0	0	0	0	
33	Interrupt Controller	-	0	0	0	0	0	0	0	0	
34	General PWM Timer	Saw-wave PWM mode	0	/	0	0	0	0	0	0	Note 4
		Saw-wave one-shot pulse mode	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode	0	/	0	0	0	0	0	0	Note 4
		Triangle-wave PWM mode 3	0	/	0	0	0	0	0	0	Note 4
35	Low Power Consumption	-	0	0	0	0	0	0	0	0	
36	Complementary PWM Mode	Complementary PWM mode	0	0	0	0	0	0	0	0	
		Complementary PWM mode	0	0	0	0	0	0	0	0	
		Complementary PWM mode 3	0	0	0	0	0	0	0	0	
37	Continuous Scan Mode S12AD	-	0	0	0	0	0	0		0	
	3 Refer to No 8 in Table 6-1		I	I	I		I	I	I		

Note 3. Refer to No 8 in Table 6-1 Note 4. Refer to No 1 in Table 6-1



#### Table 2-11Support Components (RX600, RX700 family)

o: Support, /: Non-support

No	Components	Mode	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	Remarks
38	Voltage Detection Circuit	-	0	0	0	0	0	0	0	0	
39	Delta-Sigma Modulator	Master	/	/	/	/	/	0	/	/	
	Interface	Slave	/	/	/	/	/	0	/	/	
40	Single Scan Mode DSAD	-	/	/	/	/	/	/	/	/	
41	Continuous Scan Mode DSAD	-	/	/	/	/	/	/	/	/	
42	Analog Front End	-	/	/	/	/	/	/	/	/	



### 2.3 New support

### 2.3.1 Analog Front End (AFE) driver component has been supported in RX23E-A

From Smart Configurator for RX V2.6.0, Analog Front End (AFE) driver component has been supported in RX23E-A, user can add this new component from 'New Component' dialog (**Figure 2-1**), it mainly includes two functionalities:

- GUI setting configuration and code generation
- Analog pins' connection display

S New C	omponent			×
Software	Component Selection		f	
Select co	mponent from those available in list			
Catagony	٨١			×
Category				
Function	All			$\sim$
Filter				
Compon	ents ^	Туре	Version	^
#8-Bit Ti	mer	Code Generator	1.7.0	
# Analog	Front End	Code Generator	1.0.0	
Board #	Support Packages. (r_bsp)	Firmware Integration Te	5.50	$\checkmark$
<			>	
Show of	only latest version			
Descriptio	n			
This soft	ware component provides Analog Front End config	gurations		$\mathbf{A}$
Download	more software components			
	general settings			
configure	general settings			
Ø	< Back Next >	Finish C	Cancel	

Figure 2-1: Adding Analog Front End driver component from 'New Component' dialog



### 2.3.2 The 'Creation Date' attribute value in the code generation driver file can be turned off by Smart Configurator preference setting

From Smart Configurator for RX V2.6.0, 'Creation Date' attribute value in the code generation driver file can be turned off by Smart Configurator preference setting.

references				$\times$
type filter text	Smart Configurator		<->▼	⇒ ▼ ▼
<ul> <li>Help</li> <li>Module Downloac</li> <li>Smart Configurate</li> <li>Component</li> <li>MCU Package A</li> <li>Pin Errors/Warn</li> </ul>	Encode Text file: System CSV file: Unicode (UTF-8 BON Code generation settings Creation date: Output Output Not output	<i>I</i> )	<u></u>	× ×
< >	Restore Defaults	5	Ар	ply
	Apply and Close		Cance	el

Figure 2-2: The 'Create date' output control setting in the Smart Configurator preference

# 2.3.3 CMOS output/N-Channel open drain, High drive settings are open for configuration in PORT driver component even pins are not used as GPIO From Smart Configurator for RX V2.6.0, CMOS output/N-Channel open drain, High drive

settings are open for configuration in PORT driver component even pins are not used as GPIO.

PA0     Unused GPIO	OIn	Out	Pull-up	N-channel open-drain $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Output '	High-drive output
PA1 Unused GPIO	◯In	Out	Pull-up	CMOS output ~	Output 1	High-drive output
PA2 Unused GPIO	OIn	Out	🗌 Pull-up	CMOS output ~	Output '	High-drive output
PA3 Our Unused GPIO	OIn	Out	🗌 Pull-up	CMOS output ~	Output '	High-drive output
PA4 O Unused GPIO	OIn	Out	🗌 Pull-up	CMOS output ~	Output '	High-drive output
PA5 • Unused GPIO	OIn	Out	Pull-up	CMOS output ~	Output '	High-drive output

Figure 2-3: CMOS output/N-Channel open drain, High drive settings can be configured even pins are unused as GPIO



# 2.3.4 Pin and interrupt information have been added into migration report after device migration is completed

From Smart Configurator for RX V2.6.0, pin and interrupt information have been added into migration report after device migration is completed.

e following is a summary table with all pin assignments and their conversion status. Table 2-1 Pin Migration Status											
			able 2-1 Pin Migrati	ion Status							
Functi	n	Pin Number (Before)			Pin Number (After)	Status					
NMI	12			10		Success					
IRQ1	13			11		Success					
IRQ0	14			12		Success					
IRQ2	16			Success							
3 Interrup	s										
-	S mary table with all interrupt assignment										
<b>3 Interrup</b> The following is a sum			e 3-1 Interrupt Mig	ration Status							
-				ration Status e device change)	Status (After device change)	Interrupt Migration Statu:					
The following is a sum	mary table with all interrupt assignmen	Tabl			Status (After device change) State≈ Not Use Priority= 15	Interrupt Migration Statu: Success					
The following is a sum	mary table with all interrupt assignmen Old Interrupt Assignment	Tabl	Status (Before State= Not Use		State= Not Use						

Figure 2-4: Pin and Interrupt migration information in the migration report

#### 2.3.5 BSP component is added as default in the standalone RCP of Smart Configurator

From Smart Configurator for RX V2.6.0, BSP component has been added as default component in the standalone RCP version which is used for supporting IAR compiler.

#### 2.3.6 FIT module component <symbol> information has been added into user CS+ project when this FIT module component is added by Smart Configurator

From Smart Configurator for RX V2.6.0, for each FIT module component who have <symbol> information in its xml files, the <symbol> information will be added into CS+ user project automatically when this FIT module component is added by Smart Configurator.

# 2.3.7 A new API for setting disconnection detection assist has been added in DSAD components for RX23E-A device

From Smart Configurator for RX V2.6.0, a new API for setting disconnection detection assist in DSAD components (Single Scan Mode DSAD and Continuous Scan Mode DSAD) has been added, the API name is as below:

### R\_<Config\_DSAD0>\_Chm\_Set\_DisconnectDetection (bool pos, bool neg);

m is channel number.

Argument 1, bool pos: Enable/Disable to disconnect detection assist for positive input signal Argument 2, bool neg: Enable/Disable to disconnect detection assist for negative input signal

### 2.3.8 The device selection option in the Smart Configurator "Board" page has been shifted to the e<sup>2</sup>studio 'Device Change' wizard

From Smart Configurator for RX V2.6.0, the device selection option in the SC 'Board' page has been shifted to the e<sup>2</sup>studio 'Device Change' wizard, when user click the "..." button on the Board page to perform the device migration, the "Device Change" wizard of e<sup>2</sup>studio will be automatically launched, this feature is only supported in e<sup>2</sup>studio.



### 3. Changes

This chapter describes changes to the Smart Configurator for RX V2.6.0.

### 3.1 Correction of issues/limitations

#### Table 3-1 List of Correction of issues/limitations (RX100, RX200 Family) o: Applicable, /: Not Applicable

								<b>I</b>				
No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Fixed the issue that analog voltage settings in clock page cannot be ported over successfully after device migration	/	/	/	/	/	/	/	/	/	/	
2	Fixed the redundant pin assignment issue when temperature sensor is used for positive signal input	/	/	/	/	/	/	0	/	/	/	
3	Fixed the issue that USB0_DP and USB0_DM are not displayed on the pin function list of pin page	/	0	0	/	/	0	/	/	0	/	
4	Fixed the redundant pin assignment issue when SDCS is used in Buses component	/	/	/	/	/	/	/	/	/	/	
5	Fixed the wrong address range issue for vector base address setting in Data Transfer Controller (DTC) component	/	/	/	/	/	0	/	/	/	/	
6	Fixed the wrong generated code issue for RWKCNT register in Real Time Clock (RTC) component	0	0	0	0	/	0	/	/	0	/	
7	Fixed the missing code issue for comparison window A channel selection setting in Single Scan Mode S12AD and Continuous Scan Mode S12AD components	/	/	/	/	/	/	/	/	/	/	
8	Fixed the wrong generated codes issue for bit rate setting in SCI Asynchronous Mode component	/	/	0	/	/	/	/	/	/	/	
9	Fixed the wrong codes issue for programmable gain amplifier (PGA) differential input enable setting when using AN007 or AN107 for conversion in S12AD components	/	/	/	/	/	/	/	/	/	/	
10	Fixed the issue that SCI8 and SCI9 are not supported in I2C master mode component	/	/	/	/	/	0	/	/	/	/	
11	Fixed the code initialization issue for POECR2 and POECR3 registers in PORT Output Enable (POE) component	/	0	0	0	0	0	0	0	0	0	
12	Fixed the incorrect stop sequence issue when using synchronized start function in DSAD components	/	/	/	/	/	/	0	/	/	/	
13	Fixed the missing code issue for stopping MTU4 timer count operation when using Complimentary PWM Mode component	/	0	0	0	0	0	0	0	0	0	
14	Fixed the redundant GUI controls issue for programmable gain amplifier (PGA) settings in Single Scan Mode S12AD component	/	/	/	/	/	/	/	/	/	0	
15	Fixed the ethernet common pins display issue on the hardware resource tree of pin page	/	/	/	/	/	/	/	/	/	/	



16	Fixed the analog shared pins issue when using S12AD and DSAD components at the same time	/	/	/	/	/	/	0	/	/	/	
17	Fixed the RXD12 pin assignment issue when using SCI channel 12 with reception mode in SCI/SCIF Asynchronous Mode component	/	/	/	/	/	0	/	/	/	/	
18	Fixed the missing codes issue for receive interrupt service routine API in SCI/SCIF Asynchronous Mode component	/	/	/	0	/	/	/	/	/	/	
19	Fixed the CS+ build setting change issue after code generation was executed	0	0	0	0	0	0	0	0	0	0	
20	Fixed the 'volatile' keyword missing issue for global variables declaration in SCI Smart Card component	0	0	0	/	/	/	/	/	/	/	
21	Fixed the redundant code issue for BCLK pin output control setting in the clock initialization API	/	/	/	/	/	0	/	/	/	/	
22	Fixed the 'Enable' check box status issue in pin function list of pin page when using SC in e <sup>2</sup> studio 64 bits version	0	0	0	0	0	0	0	0	0	0	
23	Fixed the no hyperlink issue for the generated image file of MCU package view on the SC output console	0	0	0	0	0	0	0	0	0	0	
24	Fixed the garbled comments issue when importing pin assignment xml file with Japanese characters comments	0	0	0	0	0	0	0	0	0	0	
25	Fixed the unnecessary pin assignment warning issue when using FIT 'r_sci_rx' component	0	0	0	0	0	0	0	0	0	0	
26	Fixed the lack of comment information issue in the CSV file exported from pin page	0	0	0	0	0	0	0	0	0	0	
27	Fixed the issue that board pins are not selected as default when 'r_sci_rx' FIT component is added	0	0	0	0	0	0	0	0	0	0	
28	Fixed the incorrect 'Used' status issue for SWINT interrupt in the interrupt page when 'r_bsp' component is removed and then added back in the component page	0	0	0	0	0	0	0	0	0	0	
29	Fixed the no warning message issue when CTS# and RTS# are assigned to different pin numbers in FIT 'r_sci_rx' component	0	0	0	0	0	0	0	0	0	0	
30	Fixed the inconsistent status issue for the unloaded components in between the component page and the overview page	0	0	0	0	0	0	0	0	0	0	
31	Fixed the unsynchronized priority level issue for SWINT interrupts in between the 'r_bsp' component and interrupt page	0	0	0	0	0	0	0	0	0	0	



#### Table 3-2 List of Correction of issues/limitations (RX600, RX700 Family) o: Applicable, /: Not Applicable

		RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	
		Ē	iΝ, F	ž	Ä	Σ	Ň	ž	Ä	
			3X8							
No	Description		51							Remarks
1	Fixed the issue that analog voltage settings in clock page cannot be ported over successfully after device migration	/	/	/	0	/	/	/	0	
2	Fixed the redundant pin assignment issue when temperature sensor is used for positive signal input	/	/	/	/	/	/	/	/	
3	Fixed the issue that USB0_DP and USB0_DM are not displayed on the pin function list of pin page	0	0	0	0	0	0	0	0	
4	Fixed the redundant pin assignment issue when SDCS is used in Buses component	0	0	/	/	0	/	/	/	
5	Fixed the wrong address range issue for vector base address setting in Data Transfer Controller (DTC) component	/	0	/	/	/	/	/	/	
6	Fixed the wrong generated code issue for RWKCNT register in Real Time Clock (RTC) component	0	0	0	/	0	0	0	/	
7	Fixed the missing code issue for comparison window A channel selection setting in Single Scan Mode S12AD and Continuous Scan Mode S12AD components	/	/	/	0	/	/	/	0	
8	Fixed the wrong generated codes issue for bit rate setting in SCI Asynchronous Mode component	/	0	/	/	/	/	/	/	
9	Fixed the wrong codes issue for programmable gain amplifier (PGA) differential input enable setting when using AN007 or AN107 for conversion in S12AD components	/	/	/	0	/	/	/	0	
10	Fixed the issue that SCI8 and SCI9 are not supported in I2C master mode component	/	/	/	/	/	/	/	/	
11	Fixed the code initialization issue for POECR2 and POECR3 registers in PORT Output Enable (POE) component	0	0	0	0	0	0	0	0	
12	Fixed the incorrect stop sequence issue when using synchronized start function in DSAD components	/	/	/	/	/	/	/	/	
13	Fixed the missing code issue for stopping MTU4 timer count operation when using Complimentary PWM Mode component	0	0	0	0	0	0	0	0	
14	Fixed the redundant GUI controls issue for programmable gain amplifier (PGA) settings in Single Scan Mode S12AD component	/	/	/	/	/	/	/	/	
15	Fixed the ethernet common pins display issue on the hardware resource tree of pin page	0	0	0	/	0	0	0	/	
16	Fixed the analog shared pins issue when using S12AD and DSAD components at the same time	/	/	/	/	/	/	/	/	
17	Fixed the RXD12 pin assignment issue when using SCI channel 12 with reception mode in SCI/SCIF Asynchronous Mode component	/	/	/	/	/	/	/	/	



4.0	The state of the second state of the state o	/	,	1	1	/		,	/	
18	Fixed the missing codes issue for receive	/	/	/	/	/	/	/	/	
	interrupt service routine API in SCI/SCIF									
4.0	Asynchronous Mode component									
19	Fixed the CS+ build setting change issue	0	0	0	0	0	0	0	0	
	after code generation was executed		,	,	,	,	<u> </u>		,	
20	Fixed the 'volatile' keyword missing issue	/	/	/	/	/	/	/	/	
	for global variables declaration in SCI									
	Smart Card component									
21	Fixed the redundant code issue for BCLK	0	0	0	0	0	0	0	0	
	pin output control setting in the clock									
	initialization API									
22	Fixed the 'Enable' check box status issue	0	0	0	0	0	0	0	0	
	in pin function list of pin page when using									
	SC in e <sup>2</sup> studio 64 bits version									
23	Fixed the no hyperlink issue for the	0	0	0	0	0	0	0	0	
	generated image file of MCU package									
	view on the SC output console									
24	Fixed the garbled comments issue when	0	0	0	0	0	0	0	0	
	importing pin assignment xml file with									
	Japanese characters comments									
25	Fixed the unnecessary pin assignment	0	0	0	0	0	0	0	0	
	warning issue when using FIT 'r sci rx'									
	component									
26	Fixed the lack of comment information	0	0	0	0	0	0	0	0	
	issue in the CSV file exported from pin									
	page									
27	Fixed the issue that board pins are not	0	0	0	0	0	0	0	0	
	selected as default when 'r_sci_rx' FIT									
	component is added									
28	Fixed the incorrect 'Used' status issue for	0	0	0	0	0	0	0	0	
	SWINT interrupt in the interrupt page									
	when 'r bsp' component is removed and									
	then added back in the component page									
29	Fixed the no warning message issue	0	0	0	0	0	0	0	0	
	when CTS# and RTS# are assigned to									
	different pin numbers in FIT 'r sci rx'									
	component									
30	Fixed the inconsistent status issue for the	0	0	0	0	0	0	0	0	
	unloaded components in between the									
	component page and the overview page									
31	Fixed the unsynchronized priority level	0	0	0	0	0	0	0	0	
<u> </u>	issue for SWINT interrupts in between	-	-	-	-	-		-	-	
	the 'r bsp' component and interrupt page									
L	1									1



## 3.1.1 Fixed the issue that analog voltage settings in clock page cannot be ported over successfully after device migration

The analog voltage settings in the clock page cannot be ported over successfully from source device to destination device after device migration, this issue has been fixed from SC for RX V2.6.0

## 3.1.2 Fixed the redundant pin assignment issue when temperature sensor is used for positive signal input

When temperature sensor is used for positive signal input in DSAD components (Single Scan Mode DSAD and Continuous Scan Mode DSAD), previous pin assignments for negative input signal and reference input settings are still valid even these setting are greyed out, this issue has been fixed from SC for RX V2.6.0

# 3.1.3 Fixed the issue that USB0\_DP and USB0\_DM are not displayed on the pin function list of pin page

The USB0\_DP and USB0\_DM pin functions are not displayed on the pin function list of pin page for configuration, this issue has been fixed from SC for RX V2.6.0

# 3.1.4 Fixed the redundant pin assignment issue when SDCS is used in Buses component

When using SDCS in the Buses component, pins are automatically assigned for #RD and #WR functions, but SDCS doesn't use these two pin functions, this issue has been fixed from SC for RX V2.6.0

# 3.1.5 Fixed the wrong address range issue for vector base address setting in Data Transfer Controller (DTC) component

When using DTC component in RX231(32Kbytes RAM packages) and RX651/N (640Kbytes RAM packages), the address range for vector base address setting is set wrongly, this issue has been fixed from SC for RX V2.6.0

# 3.1.6 Fixed the wrong generated code issue for RWKCNT register in Real Time Clock (RTC) component

When using calendar mode and date is set to Sunday in RTC component, the generated code for RWKCNT register is wrong, this issue has been fixed from SC for RX V2.6.0

# 3.1.7 Fixed the missing code issue for comparison window A channel selection setting in Single Scan Mode S12AD and Continuous Scan Mode S12AD components

When using comparison window A function with any analog channel in Single Scan Mode S12AD and Continuous Scan Mode S12AD components, the code for comparison window A channel selection (ADCMPANSR0 register) is not generated out, it has been fixed from SC for RX V2.6.0

#### 3.1.8 Fixed the wrong generated codes issue for bit rate setting in SCI/SCIF Asynchronous Mode component

When inputting the bit rate value though bit rate textbox in SCI Asynchronous Mode component, if the input value is within the allowed input range but less than 8 times of minimum value, then the generated codes for bit rate setting are incorrect, this issue has been fixed from SC for RX V2.6.0



# 3.1.9 Fixed the wrong codes issue for programmable gain amplifier (PGA) differential input enable setting when using AN007 or AN107 for conversion in S12AD components

When using AN007 or AN107 for analog conversion in S12AD components (Single Scan Mode S12AD, Continuous Scan Mode S12AD and Group Scan Mode S12AD), the generated codes for PGA differential input enable setting are incorrect, this issue has been fixed from SC for RX V2.6.0

### 3.1.10 Fixed the issue that SCI8 and SCI9 are not supported in I2C master mode component

The SCI8 and SCI9 are missed to be supported for 64-pin packages of RX231/0 in I2C master mode component, this issue has been fixed from SC for RX V2.6.0

### 3.1.11 Fixed the code initialization issue for POECR2 and POECR3 registers in PORT Output Enable (POE) component

The POECR2 and POECR3 registers' values are initialized twice when using POE component, this is not allowed according to hardware user manual note, this issue has been fixed from SC for RX V2.6.0

## 3.1.12 Fixed the incorrect stop sequence issue when using synchronized start function in DSAD components

When enabling the synchronized start function in DSAD components (Single Scan Mode DSAD and Continuous Scan Mode DSAD), the generated codes' sequence in the stop API is incorrect, this issue has been fixed from SC for RX V2.6.0

# 3.1.13 Fixed the missing code issue for stopping MTU4 timer count operation in Complimentary PWM Mode component

When using Complimentary PWM Mode component, the generated code for stopping MTU4 timer count operation is missed, this issue has been fixed from SC for RX V2.6.0

### 3.1.14 Fixed the redundant GUI controls issue for programmable gain amplifier (PGA) settings in Single Scan Mode S12AD component

When using Single Scan Mode S12AD component channel 1 for PGA configuration, a group of redundant GUI controls with name of 'P000' are displayed within the PGA group settings on the GUI, these redundant controls has been removed from SC for RX V2.6.0

### 3.1.15 Fixed the ethernet common pins display issue on the hardware resource tree of pin page.

Ethernet common pins (such as ET0\_MDC, ET0\_MDIO etc.) are used for both MII and RMII modes but they are displayed only under MII mode on the hardware resource tree of pin page, this issue has been fixed from SC for RX V2.6.0

# 3.1.16 Fixed the analog shared pins issue when using S12AD and DSAD components at the same time

When using S12AD and DSAD components, AN000 to AN005 are shared analog pins with AIN6 to AIN11, AIN4 and REF1N, AIN5 and REF1P are also shared analog pins, should not output conflict messages when they are used at the same time, this issue has been fixed from SC for RX V2.6.0 **S12AD components**: Single Scan Mode S12AD, Continuous Scan Mode S12AD and Group Scan Mode S12AD

DSAD components: Single Scan Mode DSAD and Continuous Scan Mode DSAD



# 3.1.17 Fixed the RXD12 pin assignment issue when using SCI channel 12 with reception mode in SCI/SCIF Asynchronous Mode component

When using SCI channel 12 with reception mode in SCI/SCIF Asynchronous Mode component on 48 pin packages of RX231/0, pin assignment is not automatically carried out for RXD12 function pin and a pin unassigned error message is displayed on pin page, this issue has been fixed from SC for RX V2.6.0

### 3.1.18 Fixed the missing codes issue for the receive interrupt service routine API in SCI/SCIF Asynchronous Mode component

When using SCI/SCIF Asynchronous Mode component, receive interrupt enable and receive enable bit setting are not cleared in the receive interrupt service routine API after all data has been received, this issue has been fixed from SC for RX V2.6.0

# 3.1.19 Fixed the CS+ build setting change issue after code generation was executed

When using Smart Configurator standalone RCP version with CS+, the CS+ build setting "build simultaneously" will change from 'Yes' to 'No' after code generation operation is executed, this issue has been fixed from SC for RX V2.6.0

# 3.1.20 Fixed the 'volatile' keyword missing issue for global variables declaration in SCI Smart Card component

When using SCI Smart Card component, 'volatile' keyword for the global variable declaration is missed in the generated files, this issue has been fixed from SC for RX V2.6.0

## 3.1.21 Fixed the redundant code issue for BCLK pin output control setting in the clock initialization API

BCLK pin output control setting (PSTOP1 bit) codes is redundant in the R\_Clock\_Create () API as this function has been supported by BSP, this redundant code has been removed from SC for RX V2.6.0

# 3.1.22 Fixed the 'Enable' check box status issue in pin function list of pin page when using SC in e<sup>2</sup>studio 64 bits version

When using SC in e<sup>2</sup>studio 64 bits version, the 'Enable' check box status in the pin function list of pin page is not correct when some text is entered in the search filter box and then cleared, this issue has been fixed from SC for RX V2.6.0

# 3.1.23 Fixed the no hyperlink issue for the generated image file of MCU package view on the SC output console

When using 'Save package view to external image file' button to generate MCU package view image file, no hyperlink is linked to the generated image file path in the SC output console, this issue has been fixed from SC for RX V2.6.0

# 3.1.24 Fixed the garbled comments issue when importing pin assignment xml file with Japanese characters comments

When Japanese characters are entered as comments in the pin page and exported out as pin assignment xml file, these comments will be garbled when importing this pin assignment xml file back, this issue has been fixed from SC for RX V2.6.0



#### 3.1.25 Fixed the unnecessary pin assignment warning issue when using FIT 'r\_sci\_rx' component

When using FIT 'r\_sci\_rx' component, unnecessary pin assignment warning messages will be displayed on the pin page when user sets the 'RXDn/SMISOn' and 'TXDn/SMOSIn' pins to be used in the property (n for channel number), this issue has been fixed from SC for RX V2.6.0

## 3.1.26 Fixed the lack of comment information issue in the CSV file exported from pin page

When exporting the pin assignments information into a CSV file from pin page, the comment information will be lost, this issue has been fixed from SC for RX V2.6.0

# 3.1.27 Fixed the issue that board pins are not selected as default when 'r\_sci\_rx' FIT component is added

When selecting a board and then adding 'r\_sci\_rx' FIT component, some board pins are not selected as default in the property of FIT component (pins combined with '/' in the property grid, e.g. RXDn/SMISOn, 'n' is channel number), this issue has been fixed from SC for RX V2.6.0

# 3.1.28 Fixed the incorrect 'Used' status issue for SWINT interrupt in the interrupt page when 'r\_bsp' component is removed and then added back in the component page

When 'r\_bsp' component is removed and then added back in the component page, SWINT interrupt 'Used' status is different before and after, it is in 'unused' status before 'r\_bsp' component is removed and in 'used' status after 'r\_bsp' is added back, this issue has been fixed from SC for RX V2.6.0

# 3.1.29 Fixed the no warning message issue when CTS# and RTS# are assigned to different pin numbers in FIT 'r\_sci\_rx' component

When using FIT 'r\_sci\_rx' component, when CTS# and RTS# are assigned to different pin numbers in the pin page, no warning messages are displayed, this issue has been fixed from SC for RX V2.6.0

# 3.1.30 Fixed the inconsistent status issue for the unloaded components in between the component page and the overview page

For the unloaded components, it is displayed with a grey icon in the component page, but it is not displayed with grey icon in the overview page, this issue has been fixed from SC for RX V2.6.0

# 3.1.31 Fixed the unsynchronized priority level issue for SWINT interrupts in between the 'r\_bsp' component and interrupt page

When using SWINT interrupts, the priority level values are not synchronized between 'r\_bsp' component and interrupt page, this issue has been fixed from SC for RX V2.6.0



### 3.2 Specification changes

#### Table 3-3 List of Specification changes (RX100, RX200 family)

o: Applicable, /: Not Applicable

No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Changed all the analog power pins from	0	0	0	0	0	0	0	0	0	0	
	configurable to read only in the pin page											
2	Default operation voltage setting had been changed in the DSAD components	/	/	/	/	/	/	0	/	/	/	
3	SSL GUI settings had been removed from command setting group in the SPI Clock Synchronous Mode component	0	0	0	0	0	0	0	0	0	0	
4	The board pin mismatch warning specification has been improved for catching another scenario where a pin function is assigned to a pin number reserved for another board pin function	0	0	0	0	0	0	0	0	0	0	
5	The labeling in the 'New Component' dialog had been changed from 'Type' to 'Category' to better reflect the filtering capability to choose between Drivers, Middleware and Startup components	0	0	0	0	0	0	0	0	0	0	
6	The warning message for pins with no software components configuration have their default severity downgraded to 'Information'	0	0	0	0	0	0	0	0	0	0	
7	The 'New Component' dialog had been improved to show the full component name of each FIT component in the 'Components' column	0	0	0	0	0	0	0	0	0	0	

#### Table 3-4 List of Specification changes (RX600, RX700 family)

o: Applicable, /: Not Applicable

No	Description	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	Remarks
1	Changed all the analog power pins from configurable to read only in the pin page	0	0	0	0	0	0	0	0	
2	Default operation voltage setting had been changed in the DSAD components	/	/	/	/	/	/	/	/	
3	SSL GUI settings had been removed from command setting group in the SPI Clock Synchronous Mode component	0	0	0	0	0	0	0	0	
4	The board pin mismatch warning specification has been improved for catching another scenario where a pin function is assigned to a pin number reserved for another board pin function	0	0	0	0	0	0	0	0	
5	The labeling in the 'New Component' dialog had been changed from 'Type' to 'Category' to better reflect the filtering capability to choose between Drivers, Middleware and Startup components	0	0	0	0	0	0	0	0	
6	The warning message for pins with no software components configuration have their default severity downgraded to 'Information'	0	0	0	0	0	0	0	0	
7	The 'New Component' dialog had been improved to show the full component name of each FIT component in the 'Components' column	0	0	0	0	0	0	0	0	



## 3.2.1 Changed all the analog power pins from configurable to read only in the page

The analog power pins in the page are all changed from configurable pins to read only pins (such as AVCC, AVSS, VRFEH etc.)

### 3.2.2 Default operation voltage setting had been changed in the DSAD components

In the DSAD components (Single Scan Mode DSAD and Continuous Scan Mode DSAD), the default operation voltage setting has been changed from '2.7V to 5.5V' to '3.6V to 5.5V (high precision)'

### 3.2.3 SSL GUI settings had been removed from command setting group in the SPI Clock Synchronous Mode component

The SSL GUI settings in the command setting group of SPI Clock Synchronous Mode component (Master transmit operation) have been removed as SSL pin is not used in this component

Command setting		
Command setting		
Number of commands, number of frames	Number of commands: 1, number of transfer frames: 2	~
Command0		
Data length	8 bits	$\sim$
Format	MSB-first	$\sim$
RSPCK phase	Data variation on odd edge, data sampling on even edge	~
RSPCK polarity	Low when idle	$\sim$
Bit rate selection	Base bit rate / 8	$\sim$
SSL signal assertion	SSL1	$\sim$
SSL negation operation	Negates all SSL signals upon completion of transfer	$\sim$
RSPCK delay	1 RSPCK	$\sim$
SSL negation delay	1 RSPCK	$\sim$
Next-access delay	1 RSPCK + 2 PCLK	$\sim$

Figure 3-1: SSL GUI settings were removed from command setting group

# 3.2.4 The board pin mismatch warning specification had been improved for catching another scenario where a pin function is assigned to a pin number reserved for another board pin function

The board pin mismatch warning specification has been updated, now it can catch the scenario where a pin function is assigned to a pin number reserved for another board pin function.

So in total, a board pin mismatch warning will be displayed in the following 2 scenarios:

(1) A pin function (e.g. TXD0) is assigned to an unused pin (e.g. pin 11) instead of its intended pin number 13 <existing check condition>

(2) A pin function (e.g. TXD0) is assigned to a pre-assigned pin number reserved for another board pin function IRQ3



# 3.2.5 The labeling in the 'New Component' dialog had been changed from 'Type' to 'Category' to better reflect the filtering capability to choose between Drivers, Middleware and Startup components


In the 'New Component' dialog, the labeling for 'Type' has been changed to 'Category' to better reflect the filtering capability to choose between Drivers, Middleware and Startup components

## 3.2.6 The warning message for pins with no software components configuration have their default severity downgraded to 'Information'

For the pin message with no software component configuration, its default severity has been downgraded from 'warning' to 'information', the message string has also been made clearer for how to resolve or handle this flagged scenario, e.g. SCK1 pin in the pin page.

🕆 🌃 Serial communicati		CTS6#	Not assigned	Not assigned	None	
SCI1		RTS1#	Not assigned	Not assigned	None	
SCI5		RTS5#	Not assigned	Not assign	None	
SCI6		RTS6#	Not assigned	Not assign	None	
> 📲 I2C bus interface (R		RXD1	Not assigned	Not assign	None	
> 📲 Serial peripheral int		RXD5	Not assigned	Not assign	None	
> 强 12-bit A/D convert		RXD6	Not assigned	Not assign	None	
强 8-bit D/A converte	$\checkmark$	▲ SCK1	PD4/TMCI0/TMCI6/SCK1/IRQ2	/ 21	10	No component is using this pin
> 🚣 Comparator C (CM		SCK5	Not assigned	Not assign	None	
📥 Analog power supp		SCK6	Not assigned	Not assign	None	
💷 I/O ports		SMISO1	Not assigned	Not assign	None	
~		SMISO5	Not assigned	Not assign	None	
< >>		CMICOG	/ Not assigned	/ Not accig	Mono	
in Function Pin Number						
verview Board Clocks Compon	onte Di	ne Interrup	te			
verview board clocks compon						
Configuration Problems <sup>⋈</sup>	onsole					
errors, 1 warning, 0 others						
escription				^		
A Pin (1 item)						
W05000012: SCK1 requires	s a sof	ware comp	onent, please add a component at "C	omponents" pa	aae.	
					-	

Figure 3-2: SCK1 pin message with no software component configuration (SC for RX V2.5.0 and before)



i I05000012: There is no software configuration using SCK1. Please ignore this message if you intend to handle the pin initialisation separately.

Figure 3-3: SCK1 pin message with no software component configuration (SC for RX V2.6.0 onwards)



# 3.2.7 The 'New Component' dialog had been improved to show the full component name of each FIT component in the 'Components' column

From FIT component, the 'New Component' dialog has been improved to show the full component name in the 'Components' column

Category	Drivers		$\sim$
Function	All		~
Filter			
Compon	ents ~	Туре	Ver 🔨
BPI Clo	ck Synchronous Mode	Code Generator	1.8
Browner (	Card Interface Mode	Code Generator	1.8
Bingle Single	Scan Mode S12AD	Code Generator	2.0
Simple	IIC Driver. (r_sci_iic_rx)	Firmware Integration Te	2.4
Simple	CMT driver for creating timer tick. (r_cmt_rx)	Firmware Integration Te	4.3
<b>₿</b> SCI/SC	IF Clock Synchronous Mode	Code Generator	1.8
<b>₿</b> SCI/SC	IF Asynchronous Mode	Code Generator	1.8
BRSPI D	river (r_rspi_rx)	Firmware Integration Te	2.0
₩RIIC M ≪	ulti Master I2C Driver. (r riic rx)	Firmware Integration Te	2.4 ¥
Show of	only latest version		

Figure 3-4: Full name had been updated for FIT components



### 4. List of RENESAS TOOL NEWS AND TECHNICAL UPDATE

Below is a list of notifications delivered by RENESAS TOOL NEWS and TECHNICAL UPDATE.

Issue date	Document No.	Description	Applicable MCUs	Fixed version
Sep. 1, 2017	R20TS0198	When using the I2C bus interface in slave mode <u>https://www.renesas.com/search/keyword-</u> <u>search.html#genre=document&amp;q=R20TS0198</u>	RX130, RX64M, RX651, RX65N	V1.3.0
Apr. 1, 2018	R20TS0294	When using the bus for peripheral functions <u>https://www.renesas.com/search/keyword-</u> <u>search.html#genre=document&amp;q=R20TS0294</u>	RX230, RX231	V1.4.0
Oct. 01, 2018	R20TS0351	Setting TPU0 channel of PWM Mode Timer https://www.renesas.com/search/keyword- search.html#genre=document&q=R20TS0351	RX65N, RX651, RX64M	V1.5.0
Feb.01, 2019	R20TS0401	Point for caution when using the GTIOCnm pin (n = 0 to 9, m = A, B) of the general PWM timer (GPTW) as a hardware source <u>https://www.renesas.com/search/keyword-</u> <u>search.html#genre=document&amp;q=R20TS0401</u>	RX66T	V2.1.0
Apr.16, 2019	R20TS0425	When using the I2C bus interface in master mode <u>https://www.renesas.com/search/keyword-</u> <u>search.html#q=R20TS0425</u>	RX110, RX111, RX113, RX130, RX230, RX231, RX23T, RX24T, RX24U, RX64M, RX651, RX65N, RX71M	V2.2.0
Jun.01, 2019	R20TS0434	<ol> <li>When using self-diagnosis function of 12-bit A/D converter in Single Scan Mode</li> <li>When using Serial Peripheral Interface clock synchronous mode in slave transmit</li> <li>When using I2C Bus Interface with Fast- mode Plus enabled</li> <li>https://www.renesas.com/search/keyword- search.html#q=R20TS0434</li> </ol>	RX230, RX231, RX66T, RX72T, RX64M, RX651, RX65N, RX71M	V2.2.0
Jun.16, 2019	R20TS0436	When using general PWM timer https://www.renesas.com/search/keyword- search.html#q=R20TS0436	RX66T, RX72T	V2.2.0



Issue date	Document No.	Description	Applicable MCUs	Fixed version
Aug.01, 2019	R20TS0466	When using the NACK reception transfer suspension function on the I <sup>2</sup> C bus interface <u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q=R20TS0466</u>	RX110, RX111, RX113, RX130, RX230, RX231, RX23T, RX24T, RX24U, RX64M, RX651, RX65N, RX65N, RX66T, RX71M, RX72M, RX72T	V2.3.0
Sep.17, 2019	R20TS0477	When Using the Automatic Adjustment Function for Time Error Adjustment on the Realtime Clock <u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q=R20TS0477</u>	RX110, RX111, RX113, RX130, RX230, RX231, RX64M, RX651, RX65N	V2.4.0
Dec.16, 2019	R20TS0522	<ol> <li>When using temperature sensor output or internal reference voltage for comparison function on S12AD components (Single Scan Mode, Group Scan Mode and Continuous Scan Mode)</li> <li>When using calendar mode API to set counter value on RTC component</li> <li>When using window B for comparison function on S12AD Continuous Scan Mode component</li> <li>When using double trigger mode on S12AD Single Scan Mode component</li> <li>https://www.renesas.com/search/keywor d-search.html#q=R20TS0522</li> </ol>	RX64M, RX651, RX65N, RX66T, RX71M, RX72M, RX72T	V2.4.0
Feb. 01, 2020	R20TS0546	1. When using the PLL frequency synthesizer of the clock <u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q=R20TS0546</u>	RX64M, RX651, RX65N, RX66T, RX71M, RX72T	V2.5.0



Mar. 16, 2020	R20TS0555	<ol> <li>When using the TGIC7 and TGID7 interrupts in Normal Mode Timer or PWM Mode Timer</li> <li>When creating a project with RX24T 64-pin FK packages</li> <li>When using compare level of AN109 in Single Scan Mode S12AD</li> <li><u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q= R20TS0555</u></li> </ol>	RX24T, RX24U, RX71M	V2.5.0
Apr.03, 2020	TNRXA0222	Errata to RX72N Group User's Manual: Hardware Rev.1.00 <u>https://www.renesas.com/search/keywor</u> <u>d-</u> <u>search.html#genre=document&amp;q=tnrxa0</u> <u>222</u>	RX72N	V2.5.0
May.16, 2020	R20TS0579	1. When using Stop API in Continuous Scan Mode DSAD and Single Scan Mode DSAD components <u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q= R20TS0579</u>	RX23E-A	V2.6.0
Jun.16, 2020	R20TS0591	<ol> <li>When using Data Transfer Controller (DTC) component and making configuration for its vector base address</li> <li>When using SCI/SCIF Asynchronous Mode component and making configuration for its bit-rate</li> <li>When using AN007 or AN107 as analog input pins in S12AD components</li> <li><u>https://www.renesas.com/search/keywor</u> <u>d-search.html#q= R20TS0591</u></li> </ol>	RX230, RX231, RX651, RX65N, RX66T, RX72T	V2.6.0



o: Applicable, /: Not Applicable

### 5. Points for Limitation

This section describes points for limitation regarding the Smart Configurator for RX V2.6.0. Please refer to a document of each module about a caution of a FIT module.

### 5.1 List of Limitation

#### Table 5-1 List of Limitation (RX100, RX200 family)

RX23W RX111 **RX113 RX130** RX13T RX23T **RX110** RX230, RX231 RX23E-A **RX24T, RX24U** Description Remarks No Note on the external bus GUI setting 1 / / / / / 0 / / / (BCLK) on the clock page Note on Hi-Z GUI setting in the PORT 2 1 1 1 0 1 0 1 1 0 1 component Note on CLKOUT pin settings on the clock 3 0 0 0 0 1 0 / / 1 1 page 4 Note on section settings while using FIT 0 0 0 0 0 0 0 0 0 0 module Note on LCD clock source unused status / 5 / 0 / 1 1 / 1 / / setting on clock page 6 Note on the frequency setting of main 1 1 1 0 1 0 1 1 1 clock oscillator on clock page Note on HOCO oscillation enable after 0 0 0 0 0 0 0 0 0 0 reset GUI configuration on the clock page Note on the PLL clock source when USB 8 / / / 1 / / 1 1 I 1 clock is used on the clock page Note on the error icon display issue on the 1 1 1 9 / 1 1 1 / / 0 USB-PLL circuit of clock page 10 Note on the CLKOUT25M pin usage on 1 / 1 1 / 1 1 1 the pin page Note on 10bits address support in master 11 0 0 0 0 0 0 0 0 0 0 receive mode of I2C master component 12 Note on MTU1 and MTU2 GUI display / / 0 1 0 / 0 / issue in PWM Mode component 13 Note on pin assignments when multiple 0 0 0 0 0 0 0 0 0 0 FIT components are added simultaneously



#### Table 5-2 List of Limitation (RX600, RX700 family)

#### •: Applicable, /: Not Applicable

		RX64M	RX65N, RX65	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	
No	Description		_							Remarks
1	Note on the external bus GUI setting (BCLK) on the clock page	/	/	/	/	/	/	/	/	
2	Note on Hi-Z GUI setting in the PORT component	/	/	/	/	/	/	/	/	
3	Note on CLKOUT pin settings on the clock page	/	/	/	/	/	/	/	/	
4	Note on section settings while using FIT module	0	0	0	0	0	0	0	0	
5	Note on LCD clock source unused status setting on clock page	/	/	/	/	/	/	/	/	
6	Note on the frequency setting of main clock oscillator on clock page	/	/	/	/	/	/	/	/	
7	Note on HOCO oscillation enable after reset GUI configuration on the clock page	0	0	0	0	0	0	0	0	
8	Note on the PLL clock source when USB clock is used on the clock page	0	0	0	0	0	0	0	0	
9	Note on the error icon display issue on the USB-PLL circuit of clock page	/	/	/	/	/	/	/	/	
10	Note on the CLKOUT25M pin usage on the pin page	/	/	0	/	/	0	0	/	
11	Note on 10bits address support in master receive mode of I2C master component	0	0	0	0	0	0	0	0	
12	Note on MTU1 and MTU2 GUI display issue in PWM Mode component	/	/	/	/	/	/	/	/	
13	Note on pin assignments when multiple FIT components are added simultaneously	0	0	0	0	0	0	0	0	

### 5.2 Details of Limitation

#### 5.2.1 Note on external bus GUI setting (BCLK) on the clock page

The external bus (Buses) component is not supported on 64 pins and 48 pins packages of RX231/0 device, but the external bus clock GUI setting (BCLK) is still available on clock page, it should be removed from clock page

#### 5.2.2 Note on Hi-Z GUI setting in the PORT component

In the PORT component, Hi-Z GUI setting is not supported as one option item in the open drain combo box according to PE1 register setting in the Hardware User Manual on devices as below:

- RX130
- RX231/0
- RX23W

#### 5.2.3 Note on CLKOUT pin settings on the clock page

The CLKOUT pin settings are not supported on the clock page although they are configurable according to Hardware User Manual



### 5.2.4 Note on section settings while using FIT modules

When using FIT modules, section settings defined in the FIT xml will be automatically added into builder section after code generation, but this feature is only supported for CCRX project under e<sup>2</sup> studio, it is not supported for GNURX project under e<sup>2</sup> studio, user needs to add the section setting manually to avoid build error.

### 5.2.5 Note on LCD clock source unused status setting on clock page

When using FIT BSP 5.20 onwards, the LCD clock source (LCDSRCCLK) unused status setting (LCD clock source checkbox is unchecked) on the clock page will not reflect to the corresponding macro value for BSP\_CONFIG\_LCD\_CLOCK\_SOURCE in the r\_bsp\_config.h after code generation, please manually correct the BSP\_CONFIG\_LCD\_CLOCK\_SOURCE macro value to 0x05 after each code generation.

### 5.2.6 Note on the frequency setting of main clock oscillator on clock page

When configuring the main clock frequency on clock page, the following restriction is not supported: main clock oscillator frequency should be set to 4, 6, 8 or 12 MHz when oscillating USB-Dedicated PLL at 48 MHz and the PLL at 54 MHz

# 5.2.7 Note on HOCO oscillation enable after reset GUI configuration on the clock page

The HOCO oscillation enable after reset is not configurable on the clock page although there is a corresponding register bit (OFS1.HOCOEN) for controlling it according to Hardware User Manual.

### 5.2.8 Note on the PLL clock source when USB clock is used on the clock page

When using USB clock on the clock page, HOCO can be set as PLL clock source but it is not allowed according to the Hardware User Manual.

#### 5.2.9 Note on the error icon display issue on the USB-PLL circuit of clock page

When USB-PLL circuit is not used for USB clock (UCLK) output on the clock page, some main clock input (e.g. 14 MHz) will cause an error displayed beside the 'Frequency Multiplication' combo box and this error cannot be cleared.

#### 5.2.10 Note on CLKOUT25M pin usage on the pin page

When creating a new project, CLKOUT25M pin is set to be used by default and an error message with text "component require a pin" will be shown on the pin page when uncheck this CLKOUT25M pin manually, please ignore this message if intentionally not to use this pin.

### 5.2.11 Note on 10bits address support in master receive mode of I2C master component

The 10bits address is not supported in master receive mode of I2C master component, and the checking condition for 'MD\_ERROR3' is incorrect as well in the master receive API, it should be checking against '0x7FU' instead of '0xFFU'.

#### 5.2.12 Note on MTU1 and MTU2 GUI display issue in PWM Mode component

When using MTU channel 1 and channel 2 for the PWM Mode component, the GUI cannot be displayed on the configuration panel, it will be displayed with error settings when resize the configuration panel.



### 5.2.13 Note on pin assignments when multiple FIT components are added simultaneously

When a board is selected and 'r\_sci\_rx' FIT component is first added with other FIT components simultaneously, some unnecessary pin assignments will be carried out on the pin page with pin warning messages, when click 'r\_sci\_rx' configuration node on the configuration tree, these pin assignments and corresponding warning messages will disappear. Below are the steps to reproduce the phenomenon:

- (1) Create new e<sup>2</sup>studio SC project
- (2) Select RSKRX65N\_2MB board
- (3) In components page, select the following components specifically and in the following order: - r sci rx
  - r\_byte\_q
  - r\_ether\_rx

(4) Observe the result on the pin page, some unnecessary pin assignments have been made to SCI pins (e.g. TXD6, RXD6) and corresponding warning messages are displayed

(5) Click 'r\_sci\_rx' configuration node on the software configuration tree, observe the result on the

pin page, all the unnecessary pin assignments and corresponding warning messages disappear



### 6. Points for Caution

This section describes points for caution regarding the Smart Configurator for RX V2.6.0. Please refer to a document of each module about a caution of a FIT module.

### 6.1 List of Caution

### Table 6-1 List of Caution (RX100, RX200 Family)

			-	-								<ul> <li>Applicable, /: Not Applicable</li> </ul>
No	Description	RX110	RX111	RX113	RX130	RX13T	RX230, RX231	RX23E-A	RX23T	RX23W	RX24T, RX24U	Remarks
1	Note on configuring GPT interrupt	/	/	/	/	/	/	/	/	/	0	
2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode	0	0	0	0	0	0	0	0	0	0	
3	Note on using only reception in SCI Clock Synchronous Mode	0	0	0	0	0	0	0	0	0	0	
4	Notes on using high transfer speed in SCIF Synchronous Mode	/	/	/	/	/	/	/	/	/	/	
5	Note on device change functionality	0	0	0	0	0	0	0	0	0	0	
6	Note on using Smart Configurator for RTOS project	/	/	/	0	/	0	/	/	/	/	Refer to FreeRTOS packages
7	Note on using Smart Configurator for GCC project in e <sup>2</sup> studio 7.4.0	0	0	0	0	0	0	0	0	/	0	
8	Note on using Data Transfer Controller	/	/	/	/	0	/	0	/	/	/	
9	Note on Ports setting when using S12AD components	0	/	0	0	/	/	/	/	0	/	
10	Note on section build warning when using FIT components	0	0	0	0	0	0	0	0	0	0	
11	Note on clock frequency usage	0	0	0	0	0	0	0	0	0	0	



### Table 6-2 List of Caution (RX600, RX700 Family)

			,	,						o: Applicable, /: Not Applicable
No	Description	RX64M	RX65N, RX651	RX66N	RX66T	RX71M	RX72M	RX72N	RX72T	Remarks
1	Note on configuring GPT interrupt	0	/	0	0	0	0	0	0	
2	Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode	0	0	0	0	0	0	0	0	
3	Note on using only reception in SCI Clock Synchronous Mode	0	0	0	0	0	0	0	0	
4	Notes on using high transfer speed in SCIF Synchronous Mode	0	/	/	/	0	/	/	/	
5	Note on device change functionality	0	0	0	0	0	0	0	0	
6	Note on using Smart Configurator for RTOS project	0	0	0	0	0	0	0	0	Refer to FreeRTOS packages
7	Note on using Smart Configurator for GCC project in e <sup>2</sup> studio 7.4.0	0	0	0	0	0	/	0	0	
8	Note on using Data Transfer Controller	/	0	0	/	/	0	0	/	
9	Note on Ports setting when using S12AD components	0	0	0	/	0	0	0	/	
10	Note on section build warning when using FIT components	0	0	0	0	0	0	0	0	
11	Note on clock frequency usage	0	0	0	0	0	0	0	0	



### 6.2 Details of Caution

### 6.2.1 Note on configuring GPT interrupts

The GPT interrupts are not specified as the Software Configurable Interrupt in the initial state even after the GPT interrupts are configured by GPT component. To specify GPT interrupts as Software Configurable Interrupt source, release unused Software Configurable interrupt source on the Interrupt sheet and allocate GPT interrupts instead.

pt ve	ctors						
	Type filter te	ext					
'n	Vector N	Interrupt	Peripheral	Priority	Status	Fast Inter	^
<u> </u>	209	INTA209 (TGIA0)	MTU0	Level 15			
- [	210	INTA210 (TGIB0)					
	211	INTA211 (TGIC0)	unused inte	errupt			
	212	INTA212 (TGID0)	MTU0	Level 15			
	213	INTA213 (TCIV0)	MTU0	Level 15			
	214	INTA214 (TGIE0)	MTU0	Level 15			
	215	INTA215 (TGIF0)	MTU0	Level 15			

nterrupt v	ectors							×.
nenupri								
Up	Type filter t	ext						
Down	Vector N	Interrupt		Peripheral	Priority	Status	Fast Inter	^
DOWI	209	GTCIA0	~	GPT0	Level 15			
	210	INTA209	^	MTU0	Level 15			
	211	GDTE0		MTUO	Loval 15			4
	212	GTCIA0		Selec	t GPT interru	int to be u	sed	
	213	GTCIBO		WITOU	Lever 15			
	214	GTCICO		MTU0	Level 15			
	215	GTCID0 GTCIU0		MTUO	Level 15			

rupt v	ectors						×
Jp	Type filter t	ext					
AUD.	Vector N	Interrupt	Peripheral	Priority	Status	Fast Inter	^
own	209	INTA209 (GTCIA0)	GPT0	Level 15			
	210	INTA210 (TGIB0)	MTU0	Level 15			
	211	INTA211 (TGIC0)	MTU0	Level 15			
	212	INTA212 (TGID0)	MTU0	Level 15			
	213	INTA213 (TCIV0)	MTU0	Level 15			
	214	INTA214 (TGIE0)	MTU0	Level 15			
	215	INTA215 (TGIF0)	MTU0	Level 15			

Figure 6-1 How to allocate GPT interrupt vector number



# 6.2.2 Note on SCR.TE bit setting sequence in SCI Clock Synchronous Mode and SCI Clock Asynchronous Mode

Sequence of setting SCR.TE bit does not follow the usage note in User's Manual: Hardware. Instead, SCR.TE bit is set to 1 after changing the pin function to TXDn. Output of TXDn pin becomes high impedance.

Please connect a pull-up resistor to the TXDn line, prevent the TXDn line from becoming high impedance.

### 6.2.3 Note on using only reception in SCI Clock Synchronous Mode

In SCI Clock Synchronous Mode using internal clock, if only reception is enabled in high communication speed, extra clocks are generated even though reception has been completed. This is due to the delay in disabling RE to stop the clock after the desired number of data is received.

To prevent this issue, select Transmission/Reception work mode when using Smart Configurator. Use "R\_<Configuration Name>\_Serial\_Send\_Receive" function instead of "R\_<Configuration Name>\_Serial\_Receive". The same number of data for tx\_num and rx\_num should be specified. Disable TXDn pin in Smart Configurator Pins page and send dummy data if transmission is not required.

There will be warnings when TXDn pin is disabled. These warnings can be ignored as TXDn pin is not intended to be used originally.

Type pin t	function				
Enabled	Function	Assignment	Pin Number	Direction	Remarks
	CTS0#	Not assigned	Not assigned	None	
	RTS0#	Not assigned	Not assigned	None	
$\checkmark$	RXD0	P33/EDREQ1/MTIOC0D/TIOCD0/TMRI3/P011/P0E4#	K1	1	
SCK0 P34/MT		P34/MTIOC0A/TMCI3/PO12/POE10#/SCK6/SCK0/ET0	J3	10	
	🐼 TXD0	Not assigned	Not assigned	None	Component requires a pin
	guration Problen				
	guration Problen warnings, 0 othe				
errors, 0	warnings, 0 othe	rs	Туре		
errors, 0 Descriptio	warnings, 0 othe	rs	Туре		
errors, 0 Description	warnings, 0 othe on n (2 items)	rs	Type		

Figure 6-2 Ignore warnings when TXDn pin is disabled (Example with TXD0)

#### 6.2.4 Note on using high transfer speed in SCIF Synchronous Mode

If the number of reception data specified for the API ( R\_<Configuration Name>\_Serial\_Receive or R\_<Configuration Name>\_Serial\_Send\_Receive ) and reception FIFO threshold specified on GUI do not satisfy the formula below:

(Reception Data Size) = n \* (Reception FIFO threshold) (n=1,2,3,,,,)

extra clock generation may occur after the desired number of data is received in high communication speed when using internal clock.

To prevent this issue, specify the reception data size and reception FIFO threshold that satisfy the formula.



#### 6.2.5 Note on device change functionality

Save project settings before performing change device operation. After change device, perform these operations:

1. Visual check on Components window and Configuration Problems window. Resolve error and conflicts if there is any.

2. Check each component and converted settings.

3. Re-generate codes.

### 6.2.6 Note on using Smart Configurator for RTOS project

When using Smart Configurator for RTOS project, only FIT modules are supported. From Smart Configurator for RX V2.2.0, all FIT modules are displayed in "Add component" dialog by default.

### 6.2.7 Note on using Smart Configurator for GCC project in e<sup>2</sup> studio 7.4.0

When using default options to create new "GCC for Renesas RX Executable Project" with Smart Configurator in e<sup>2</sup> studio 7.4.0, build error occurs.

```
C:\example\src\smc_gen\r_bsp/mcu/all/r_bsp_common.h:55:24:
fatal error: stdbool.h: No such file or directory
```

As workaround, use e<sup>2</sup> studio 7.5.0 to create new "GCC for Renesas RX Executable Project" with Smart Configurator.

#### 6.2.8 Note on using Data Transfer Controller

Smart Configurator does not support sequence transfer, write-back skip, write-skip disable and displacement addition features.

#### 6.2.9 Note on Ports setting when using S12AD components

Some pins cannot be configured as output pin when S12AD components (Single Scan Mode, Continuous Scan Mode and Group Scan Mode) are used. For more information, refer to User's Manual: Hardware of the affected groups, "12-Bit A/D Converter" chapter, "Pin Setting When Using the 12-bit A/D Converter" usage note. From SC for RX 2.4.0, this note has been highlighted on the top GUI of S12AD components.

Device groups	Port pins
RX110, RX113	P40 to P44, P46
RX113	P40 to P44, P46
	P90 to P92
RX130, RX23W	P40 to P47
RX64M, RX651, RX65N, RX66N,	P00 to P02, P03, P05, P07
RX71M, RX72M, RX72N	P40 to P47
	P90 to P93
	PD0 to PD7
	PE0 to PE7

#### 6.2.10 Note on section build warning when using FIT components

When using FIT components (e.g. r\_ether\_rx) with section settings, these section settings will be added automatically into IDE C/C++ builder setting, but these section settings will not automatically removed from the C/C++ builder setting when these FIT components are deleted from SC, thus there are build warnings for not finding section declaration when execute build operation after these FIT components are removed, please ignore these build warnings.



### 6.2.11 Note on clock frequency usage

In the generated code for Smart Configurator, it is not suggested to change the clock settings codes after initialization. If clock settings/frequencies are needed to change, please change them through clock page GUI and re-generate codes after that, should not modify the generated codes related to CGC directly.



### **Revision History**

		Descript	
Rev.	Date	Page	Summary
2.20	Jul.22.19	33	Create new
2.21	Oct.08.19	44	Update to Rev.2.2.1
2.30	Nov.05.19	27	Update to Rev.2.3.0
2.40	Jan.20.20	35	Update to Rev.2.4.0
2.50	Apr.20.20	42	Update to Rev.2.5.0
2.60	Jul.20.20	48	Update to Rev.2.6.0



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

#### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

#### 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.)

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

#### Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
   "Standard". Computers: office and viewal applications or guinement: text and measurement againment; audia and viewal againment; here
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Contact information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>.

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.