

Smart Configurator for RL78 Plug-in in e² studio 2024-07 Smart Configurator for RL78 V1.11.0

Release Note

Introduction

Thank you for using the Smart Configurator for RL78.

This document describes the restrictions and points for caution. Read this document before using the product.

Contents

1.	Introduction4
1.1	System Requirements
1.1.1	Windows PC 4
1.1.2	2 Linux PC
1.1.3	3 Mac OS
1.1.4	Development Environments
2.	Support List
2.1	Support Devices List
2.2	Support Components List
2.3	New support10
2.3.1	BSP (Board Support Package) revision update10
2.3.2	2 Support chip R5F12008xSN for RL78/G1510
2.3.3	3 Support RL78/F25 devices
2.3.4	Support macro definitions for the pin with PIOR setting into Pin.h10
2.3.5	5 Support to access FAQ from [Overview] page
2.3.6	Support Import/Export function by Flexible Application Accelerator component with enhancement11
2.3.7	7 Simplify MCU/MPU Package view12
3.	Changes
3.1	Correction of issues/limitations13
3.1.1	Fixed the issue of displaying wrong top view picture in [MCU/MPU Package] page and wrong pin number information in [Pins] page
3.1.2	2 Fixed the issue of displaying the uncorrent status of unsupported components (FAA, SMS, ELCL) in [Overview] page after changing device
3.1.3	Fixed the issue of the pin information in [Pins] page maybe wrong after changing device
3.1.4	Fixed the issue of the pin IVREF0 and IVREF1 are conflicted among Comparator 0 - 3
3.1.5	
	R_Config_RTC_Set_CounterValue () are unable to break out of the loop when using Alarm function
3.2	Specification changes



Smart Configurator for RL78 Plug-in in e² studio 2024-07

Smart Configurator for RL78 V1.11.0

Release	Note
---------	------

3.2.1	Improvement for changing "debug monitor" specification	17
3.2.2	Improvement for opening "My Renesas log-in" dialog when the user want to download RL78	
	Software Integration System modules without logging-in to "My Renesas" account	18
3.2.3	Improvement for updating the spec of Timer RD Clock in [Clock] page	19
3.2.4	Improvement for using alarm interrupt INTRTC when using alarm detection function	20
3.2.5	Improvement for changing compiler property and debugger property according to "Pseudo- RRM/DMM function setting"	20
3.2.6	Improvement for high speed on chip oscillator clock cannot be used as the PLL input clock	23
3.2.7	Improve blinky sample project for e ² studio	24
4. Li	ist of RENESAS TOOL NEWS AND TECHNICAL UPDATE	25
5. P	oints for Limitation	26
5.1 l	List of Limitation	26
5.2 I	Details of Limitation	26
5.2.1	Note on extra help document issue	26
5.2.2	Note on ELCL D flip flop component GUI warning display incorrectly	27
5.2.3	Note on the unsupported setting items for some ELCL components	28
5.2.4	Note on the user code protection feature will only be supported on the files that are generated by Code Generation component	
5.2.5	Note on Flexible Application Accelerator (FAA) component does not support LLVM project	28
5.2.6	Note on not using Flexible Application Accelerator (FAA) component in Mac OS and Linux	28
5.2.7	Note on not using SNOOZE Mode Sequencer (SMS) component in Mac OS and Linux	29
5.2.8	Note on the build error message such as "Section ".bss_ATFA300" cannot be placed on the "TRACERAM area""	29
5.2.9	Note on the setting of subsystem clock pin operation is wrong when fCLK is from fMP and fSL is fIL	
5.2.10	Note on 16 bit capture mode with channel 0 and 1 can't be used together with 16 bit count mode channel 2 and 3	
6. P	oints for Caution	33
6.1 l	List of Caution	33
6.2 I	Details of Caution	34
6.2.1	Note on the build error message such as "section .bss virtual address range overlaps with .dtc_vectortable"	34
6.2.2	Note on the installation of the Smart Configurator	
6.2.3	Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time	
6.2.4	Note on pulse width calculation of Timer RD input capture function	
6.2.5	Note on the include path update issue when renaming the component's configuration name	
6.2.6	Note on TAU Input Signal High/Low level Measurement component	
6.2.7	Note on CC-RL V1.12 C++ project	
6.2.8	Note on browsing "Release Notes" and "Tool News" URL from the help menu	



Smart Configurator for RL78 Plug-in in e² studio 2024-07 Smart Configurator for RL78 V1 11 0

Smart	Configurator for RL78 V1.11.0	Release Note
6.2.9	Note on using the user code protection feature	
6.2.10	Note on IAR build error when using SMS component	
6.2.11	Note on A/D conversion time setting after performing [Change device] or [Change re	source] 40
6.2.12	Note on changing Hardware Debug Configuration on project generation wizard	41
6.2.13	Note on Pin Number maybe wrong in [Pins] page when loading project	41
Revisi	on History	42



1. Introduction

Smart Configurator is a utility for combining software to meet your needs. It supports the following three functions related to the embedding of Renesas drivers in your systems: importing middleware, generating driver code, and setting pins.

Smart Configurator for RL78 V1.11.0 is equivalent to Smart Configurator for RL78 Plug-in in e² studio 2024-07.

1.1 System Requirements

The operating environment is as follows.

1.1.1 Windows PC

- System: x64/x86 based processor
 - Windows® 11

Windows® 10 (64-bit version)

- Windows® 8.1 (64-bit version)
- Memory capacity: We recommend 4 GB or more.
- Capacity of hard disk: At least 300 MB of free space.
- Display: Graphics resolution should be at least 1024 x 768, and the mode should display at least 65,536 colors.
- Processor: 1 GHz or higher (must support hyper-threading, multi-core CPUs)

1.1.2 Linux PC

Smart Configurator for RL78 plug-in in e² studio 2023-01 or later is supported on Linux OS.

• System: x64 based processor, 2 GHz or faster (with multicore CPUs)

Ubuntu 22.04 LTS Desktop (64-bit version) Ubuntu 20.04 LTS Desktop (64-bit version)

- Memory capacity: We recommend 2 GB or more.
- Capacity of hard disk: At least 2 GB of free space.

1.1.3 Mac OS

Smart Configurator for RL78 plug-in in e² studio 2024-04 or later is supported on Mac OS.

- System: 1.8 GHz or faster 64-bit processor. Dual-core or better recommended. Apple Silicon (arm64) processors are only supported.
 - MacOS 13 (Ventura)
- Memory capacity: 4 GB of RAM; 8 GB of RAM recommended.
- Capacity of hard disk: At least 2 GB of free space.
- A screen resolution of 1280 x 800 or higher.

Note: Only LLVM is available for Mac OS.



1.1.4 Development Environments

- Renesas Electronics Compiler for RL78 [CC-RL] V1.14 or later (Windows PC)
- LLVM for Renesas RL78 17.0.1.202403 or later (Windows PC, Linux PC, Mac OS)
- IAR Embedded Workbench for Renesas RL78 V5.10.3 or later (Windows PC)
- SMS Assembler Note1 V1.00.00 or later (Windows PC)
- FAA Assembler Note1 V1.04.02 or later (Windows PC)
- CS+ for CC V8.12.00 Note2 or later (Windows PC)

Note:

1.If you want to add SMS Assembler or FAA Assembler to e^2 studio, install it from the integrated installer of e^2 studio 21-04 or later. (<u>e² studio</u>)

As with other compilers, select and install from the [Additional Software] - [Renesas Toolchains & Utilities] tab of the e² studio setup wizard.

2.Smart Configurator for RL78 V1.11.0 has been evaluated in the CS+ for CC V8.12.00 environment. When using Smart Configurator for RL78 V1.10.0 or lower, please refer to Release Note (R20UT5473EC0100) about the target version of CS+ for CC.



2. Support List

2.1 Support Devices List

Below is a list of devices supported by the Smart Configurator for RL78 V1.11.0.

Table 2-1 Support Devi	ces (1/2)			
Group (HW Manual number)	PIN	Device name		
RL78/G23 Group	30pin	R7F100GAFxSP, R7F100GAGxSP, R7F100GAHxSP, R7F100GAJxSP		
(R01UH0896EJ0120)	32pin	R7F100GBFxNP, R7F100GBGxNP, R7F100GBHxNP, R7F100GBJxNP, R7F100GBFxFP, R7F100GBGxFP, R7F100GBHxFP, R7F100GBJxFP		
	36pin	R7F100GCFxLA, R7F100GCGxLA, R7F100GCHxLA, R7F100GCJxLA		
	40pin	R7F100GEFxNP, R7F100GEGxNP, R7F100GEHxNP, R7F100GEJxNP		
	44pin	R7F100GFFxFP, R7F100GFGxFP, R7F100GFHxFP, R7F100GFJxFP, R7F100GFKxFP, R7F100GFLxFP, R7F100GFNxFP		
	48pin	R7F100GGFxFB, R7F100GGGxFB, R7F100GGHxFB, R7F100GGJxFB, R7F100GGKxFB, R7F100GGLxFB, R7F100GGNxFB, R7F100GGFxNP, R7F100GGGxNP, R7F100GGHxNP, R7F100GGJxNP, R7F100GGKxNP, R7F100GGLxNP, R7F100GGNxNP		
	52pin	R7F100GJFxFA, R7F100GJGxFA, R7F100GJHxFA, R7F100GJJxFA, R7F100GJKxFA, R7F100GJLxFA, R7F100GJNxFA		
	64pin	R7F100GLFxFA, R7F100GLGxFA, R7F100GLHxFA, R7F100GLJxFA, R7F100GLKxFA, R7F100GLLxFA, R7F100GLNxFA, R7F100GLFxFB, R7F100GLGxFB, R7F100GLHxFB, R7F100GLJxFB, R7F100GLKxFB, R7F100GLLxFB, R7F100GLNxFB, R7F100GLFxLA, R7F100GLGxLA, R7F100GLHxLA, R7F100GLJxLA, R7F100GLKxLA, R7F100GLLxLA, R7F100GLNxLA		
	80pin	R7F100GMLxFA, R7F100GMNxFA, R7F100GMGxFB, R7F100GMHxFB,		
	100pin	R7F100GPGxFB, R7F100GPHxFB, R7F100GPJxFB, R7F100GPKxFB, R7F100GPLxFB, R7F100GPNxFB, R7F100GPGxFA, R7F100GPHxFA, R7F100GPJxFA, R7F100GPKxFA, R7F100GPLxFA, R7F100GPNxFA		
	128pin	R7F100GSJxFB, R7F100GSKxFB, R7F100GSLxFB, R7F100GSNxFB		
		, , ,		
64pinR7F100GLGxFB, R7F100GLHxFB, R7F100GLJxFB, R7F100GLKxFB, R7F100GLLxFB, R7F100GLDxFB, R7F100GLFxLA, R7F100GLGxLA, R7F100GLHxLA, R7F100GLJxLA, R7F100GLFxLA, R7F100GLKxLA, R7F100GLNxLA80pinR7F100GMDxFA, R7F100GMDxFA, R7F100GMDxFA, R7F100GMKxF R7F100GMDxFB, R7F100GMDxFA, R7F100GMDxFB, R7F100GMDxFB, R7F100GMDxFB, R7F100GMDxFB, R7F100GMDxFB, R7F100GMDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFA, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFA, R7F100GPDxFA, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFA, R7F100GPDxFA, R7F100GDJxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFA, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFA, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, R7F100GPDxFB, 				
	8pin	R5F12008xNS, R5F12007xNS, R5F12008xSN		
(R01UH0959EJ0100)				
	16pin	R5F12048xNA, R5F12047xNA, R5F12048xSP, R5F12047xSP		
	20pin	R5F12068xSP, R5F12067xSP		
RL78/F23 Group	32pin	R7F123FBG3xNP, R7F123FBG4xNP, R7F123FBG5xNP		
(R01UH0944EJ0100)	48pin	R7F123FGG3xFB, R7F123FGG4xFB, R7F123FGG5xFB		
	64pin	R7F123FLG3xFB, R7F123FLG4xFB, R7F123FLG5xFB		
	80pin	R7F123FMG3xFB, R7F123FMG4xFB, R7F123FMG5xFB		
RL78/G22 Group	16pin	R7F102G4ExNP, R7F102G4CxNP		
(R01UH0978EJ0100)	20pin	R7F102G6ExSP, R7F102G6CxSP		
	24pin	R7F102G7ExNP, R7F102G7CxNP		
	25pin	R7F102G8ExLA, R7F102G8CxLA		
	30pin	R7F102GAExSP, R7F102GACxSP		
	32pin	R7F102GBExNP, R7F102GBCxNP, R7F102GBExFP, R7F102GBCxFP		
	36pin	R7F102GCExLA, R7F102GCCxLA		
	40pin	R7F102GEExNP, R7F102GECxNP		
	44pin	R7F102GFExFP, R7F102GFCxFP		
	48pin	R7F102GGExFB, R7F102GGExNP, R7F102GGCxFB, R7F102GGCxNP		

Table 2-1 Support Devices (1/2)



Release Note

Group	PIN	Device name
(HW Manual number)		
RL78/G24 Group	20pin	R7F101G6GxSP, R7F101G6ExSP
(R01UH0961EJ0100)	24pin	R7F101G7GxNP, R7F101G7ExNP
	25pin	R7F101G8GxLA, R7F101G8ExLA
	30pin	R7F101GAGxSP, R7F101GAExSP
	32pin	R7F101GBGxNP, R7F101GBExNP, R7F101GBGxFP, R7F101GBExFP
	40pin	R7F101GEGxNP, R7F101GEExNP
	44pin	R7F101GFGxFP, R7F101GFExFP
	48pin	R7F101GGGxFB, R7F101GGExFB, R7F101GGGxNP, R7F101GGExNP
	52pin	R7F101GJGxFA, R7F101GJExFA
	64pin	R7F101GLGxFA, R7F101GLGxFB, R7F101GLExFA, R7F101GLExFB
RL78/G16 Group	10pin	R5F1211AxSP, R5F1211CxSP
(R01UH0980EJ0100)	16pin	R5F1214AxNA, R5F1214AxSP, R5F1214CxNA, R5F1214CxSP
	20pin	R5F1216AxSP, R5F1216CxSP
	24pin	R5F1217AxNA, R5F1217CxNA
	32pin	R5F121BAxFP, R5F121BAxNA, R5F121BCxFP, R5F121BCxNA
RL78/F25 Group	48pin	R7F125FGL3xFB, R7F125FGL4xFB
(R01UH1061EJ0050)	64pin	R7F125FLL3xFB, R7F125FLL4xFB
	80pin	R7F125FML3xFB, R7F125FML4xFB
	100pin	R7F125FPL3xFB, R7F125FPL4xFB



2.2 Support Components List

Below is a list of Components supported by the Smart Configurator for RL78 V1.11.0.

Table 2-3 Support Components (1/2)

✓: Support, -: Non-support

No	Components	Mode	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	RL78/F25	Remarks
	12 Bit A/D Single Scan	-	-	✓	-	1	-	-	-	✓	
2	12 Bit A/D Continuous Scan	-	-	\$	-	✓	-	I	I	>	
3	12 Bit A/D Group Scan	-	-	~	-	<	-	1	-	>	
4	A/D Converter	Normal mode	<	-	<	-	✓	>	>	1	Only RL78/G24 A/D
		Advanced mode	-	-	-	-	-	-	1	-	converter has mode selection GUI. For other devices, the default mode is "Normal mode" and no GUI is provided for mode selection.
	Clock Output/Buzzer Output Controller	-	1	1	1	~	1	1	1	1	
6	Comparator	-	✓	✓	✓	-	-	>	>	~	
	D/A Converter	-	1	✓	-	-	-	-	1	✓	
8	Data Transfer Controller	-	1	1	-	1	1	-	<	<	
	Delay Counter	-	<	<	<	✓	<	>	>	>	
_	Divider Function	-	>	>	>	✓	~	>	>	>	
	Event Link Controller	-	-	✓	-	-	✓	-	✓	✓	
	External Event Counter	-	1	1	1	1	1	1	~	✓	
	IIC Communication (Master mode)	-	1	1	1	~	1	1	1	1	
	IIC Communication (Slave mode)	-	1	~	1	~	~	1	1	1	
	Input Capture Function	-	-	✓	-	✓	-	-	✓	✓	
	Input Pulse Interval/Period Measurement	-	1	1	1	~	1	1	1	1	
	Input Signal High-/Low- Level Width Measurement	-	1	~	1	1	~	1	1	1	
	Interrupt Controller	-	✓	1	✓	✓	✓	~	~	~	
19	Interval Timer	8 bit count mode	✓	✓	✓	1	1	✓	✓	✓	
		12 bit count mode	-	-	✓	-	-	✓	-	-	
		16 bit count mode	✓	✓	✓	1	✓	✓	✓	✓	
		16 bit capture mode	1	-	-	-	1	-	✓	-	
		32 bit count mode	1	-	-	-	1	-	✓	-	
	Key Interrupt	-	1	1	-	1	1	-	✓	✓	
21		One-Shot Pulse Output	1	1	✓	1	1	1	1	1	
		Two-Channel Input with One- Shot Pulse Output	-	-	1	-	-	1	-	-	
	Output Compare Function	-	-	✓	-	1	-	-	✓	✓	
	Ports	-	✓	1	✓	✓	✓	✓	✓	✓	
	PWM Option Unit A	-	—	1		1	-	-	1	✓	
	DALI Communication (Control devices)	-	-	-	-	-	-	-	1	-	
	DALI Communication (Control gear)	-		_		_	_	_	>	_	
27	Real-Time Clock		✓	✓	-	✓	✓	✓	✓	1	



Release Note

Table 2-4 Support Components (2/2)

✓: Support, -: Non-support

	_		RL7	RL7	RL7	RL7	RL7	RL7	RL7	RL7	
No	Components	Mode	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	RL78/F25	Remarks
28	PWM Output	PWM Mode	1	1	1	✓	✓	✓	✓	~	
		PWM3 Mode	-	1	-	1	-	-	1	1	
		Extended PWM Mode	-	1	-	1	-	-	1	1	
		PWM2 Mode	-	-	-	-	-	-	✓		
		Timer KB3 PWM Output Gate Mode	-	-	-	-	-	-	1	-	
		Standalone Mode (Period controlled by the TKBCRn0 register)	-	-	-	-	-	-	~	-	
		Standalone Mode (Period controlled by external trigger input)	-	-	-	_	-	-	~	-	
		Simultaneous Start/Stop Mode (Period controlled by the TKBCRn0 register)	-	-	-	-	-	-	~	-	
		Simultaneous Start/Stop Mode (Period controlled by external trigger input)	-	-	-	-	-	-	~	-	
		Simultaneous Start/Clear Mode (Period controlled by master)	-	-	-	-	-	-	~	-	
		Interleaved PFC Output Mode	-	-	-	-	-	-	1	-	
	Remote Control Signal Receiver	-	1	-	-	-	-	-	-	-	
30	SNOOZE Mode Sequencer	-	1	-	-	-	✓	-	-	-	
31	SPI (CSI) Communication	Transmission	1	1	1	✓	1	1	1	<	
		Reception	<	1	<	✓	✓	<	<	<	
		Transmission/reception	1	1	1	✓	1	1	1	<	
32	Square Wave Output	-	<	1	<	✓	✓	<	<	<	
33		Reset Synchronous PWM Mode	-	1	-	1	-	1	1	1	
		Complementary PWM Mode	-	✓	-	\checkmark	-	✓	✓	~	
		Extended Complementary PWM Mode	-	1	-	1	-	1	1	1	
34	UART Communication	Transmission	✓	✓	✓	✓	✓	✓	✓	1	
		Reception	✓	✓	✓	✓	✓	1	✓	1	
		Transmission/reception	✓	✓	✓	1	✓	~	✓	1	
	Voltage Detector	-	✓	✓		1	✓		✓	1	
	Watchdog Timer	<u> </u>	✓	✓	✓	1	✓	✓	✓	1	
	Logic & Event Link Controller	-	1	_	_	-	-	_	_		Need download in Smart Configurator RL78
	Phase Counting Mode	-		-	_	-	-		1	-	
	Programmable Gain Amplifier	-	_	-	_	-	-	_	1	-	
	Flexible Application Accelerator	-	-	-	-	-	-	-	1	-	



2.3 New support

2.3.1 BSP (Board Support Package) revision update

BSP rev1.70 is supported and will be added as default BSP when creating Smart Configurator project.

2.3.2 Support chip R5F12008xSN for RL78/G15

See 2.1 Support Devices List for details on supported packages

2.3.3 Support RL78/F25 devices

See 2.1 Support Devices List for details on supported packages.

2.3.4 Support macro definitions for the pin with PIOR setting into Pin.h

From Smart Configurator for RL78 V1.11.0, new feature to define macro definitions is supported in Pin.h when generating code. Only pin assignments that have PIOR registers will have macro definitions generated.

type filter	r text (* = any	y string, ? = any charac	cter)		All	~
Enabled	Function	PIOR	Assignment	Pin Number	Direction	Rem
\checkmark	RxD0	PIOR11, PIOR10	P05/ANI4/SO01/TI02/TO02/INTP6/SCK00/SCL00	/ 16	1	
	SCK00	PIOR11, PIOR10	Not assigned	Not assigned	None	
	SCL00	PIOR11, PIOR10	Not assigned	Not assigned	None	
	SDA00	PIOR11, PIOR10	Not assigned	Not assigned	None	
	SI00	PIOR11, PIOR10	Not assigned	Not assigned	None	
	SO00	PIOR11, PIOR10	<u>Not assigned</u>	Not assigned	None	
\checkmark	TxD0	PIOR11, PIOR10	P04/ANI3/IVREF0/TI01/TO01/INTP3/SI00/RxD0/	/ 15	0	

Figure 2-1 Assign pin functions with PIOR settings in [Pins] page

/* PIOR pin function assignments */ #define SMC_PIN_TxD0 0,4 #define SMC_PIN_RxD0 0,5 Figure 2-2 Code in pin.h

2.3.5 Support to access FAQ from [Overview] page

From Smart Configurator for RL78 V1.11.0, FAQ can be accessed from [Overview] page.



Figure 2-3 [Overview] page in e² studio





Figure 2-5 [Overview] page in standalone Smart Configurator for LLVM toolchain

2.3.6 Support Import/Export function by Flexible Application Accelerator component with enhancement

From Smart Configurator for RL78 V1.11.0, the function of Import/Export in [Component] page is applicable for Flexible Application Acceleration component. User can export current FAA configuration to XML file. The exported XML file can be imported to another project.

In addition, the user program added in generated Config_FAA_src.dsp file when selected "Template" function in "Custom Library" also support Import/Export function.



2.3.7 Simplify MCU/MPU Package view

From Smart Configurator for RL78 V1.11.0, when using QFP device, MCU/MPU Package view is simplified to remove the outer pad by default for easy recognition of user changes. If the user wants to check the pin input/output information, please select "I/O direction" or "I/O direction in outer pad".



Figure 2-6 MCU/MPU Package view without outer pad setting



✓: Applicable, -: Not Applicable

3. Changes

This chapter describes changes to the Smart Configurator for RL78 V1.11.0.

3.1 Correction of issues/limitations

Table 3-1 List of Correction of issues/limitations

							İ –	1	Ĺ	
No	Description	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	RL78/F25	Remarks
1	Fixed the issue of displaying wrong top view picture in [MCU/MPU Package] page and wrong pin number information in [Pins] page	~	_	_	_	_	_	_	I	
2	Fixed the issue of displaying the uncorrent status of unsupported components (FAA, SMS, ELCL) in [Overview] page after changing device	1	1	1	~	1	1	~	1	
З	Fixed the issue of the pin information in [Pins] page maybe wrong after changing device	~	~	1	1	~	1	1	~	
4	Fixed the issue of the pin IVREF0 and IVREF1 are conflicted among Comparator 0 - 3	-	-	-	-	-	_	1	-	
5	Fixed the issue of the API R_Config_RTC_Get_CounterValue () and R_Config_RTC_Set_CounterValue () are unable to break out of the loop when using Alarm function	1	-	-	-	1	1	1	_	

3.1.1 Fixed the issue of displaying wrong top view picture in [MCU/MPU Package] page and wrong pin number information in [Pins] page

If the user creates a RL78/G23 100-pin plastic LQFP project with chip name as R7F100GPXxFA (X – G, J, L, H, K, N), the top view picture is wrong in [MCU/MPU Package] page and the pin number information is wrong in [Pins] page. From Smart Configurator for RL78 V1.11.0, this issue is fixed.

Select platform and toolchain settings for the new configura iategory: RL78 latform: Toolchain: ype filter text Areas CCRL > RL78/G23 - 52pin > RL78/G23 - 64pin > RL78/G23 - 80pin < RL78/G23 - 100pin R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA R7F100GPLxFA			\times	
Smart Configuration Settings				
Select platform and toolchain setting	s for	the new configuration file		
Category: RL78				\sim
Platform:		Toolchain:		
type filter text		Renesas CCRL78 Toolchair	n	
> RL78/G23 - 52pin	^	IAR RL78 Toolchain		
		e ² LLVM for Renesas RL78		
> RL78/G23 - 80pin				
✓ RL78/G23 - 100pin				
R7F100GPKxFA				
R7F100GPKxFB				
R7F100GPLxFA R7F100GPLxFB				
R7F100GPLXFB				
R7F100GPNxFB				
 RL78/G23 - 128pin 				
> RL78/G24	~			
Download more boards				
ROM size: 128KB, RAM size: 16KB, Pin	cour	nt: 100		
File name:				
Location: C:\			Brow	se
		Finish	Cance	I

Figure 3-1 The chips which are 100-pin plastic LQFP





Figure 3-2 The top view picture in [MCU/MPU Package] page

				Al		~
in Number	Pin Name	Board F	Function	Direct	Remarks	^
1	P142/SCK30/SCL30		Not assigned	None		
2	P141/PCLBUZ1/INTP7		Not assigned	None		
3	P140/PCLBUZ0/INTP6		Not assigned	None		
4	P120/ANI19/IVCMP1/EI120		Not assigned	None		
5	P47/INTP2		Not assigned	None		
6	P46/INTP1/TI05/TO05		Not assigned	None		
7	P45/SO01		Not assigned	None		
8	P44/SI01/SDA01		Not assigned	None		
9	P43/SCK01/SCL01/CLKA1		Not assigned	None		
10	P42/TxDA1/TI04/TO04		Not assigned	None		
11	P41/RxDA1		Not assigned	None		
12	P40/TOOL0		Not assigned	None		
13	RESET		Not assigned	None		
14	P124/XT2/FXCLKS		XT2	None	:	>

Figure 3-3 The pin number information in [Pins] page

3.1.2 Fixed the issue of displaying the uncorrent status of unsupported components (FAA, SMS, ELCL) in [Overview] page after changing device

After changing device from the one in which FAA (Flexible Application Accelerator), SMS (SNOOZE Mode Sequencer) or ELCL is supported and added to the one which doesn't support these unsupported components, the status of FAA, SMS and ELCL are wrong in [Overview] page. They should be displayed with gray-off icon. From Smart Configurator for RL78 V1.11.0, this issue is fixed.

Component	Version	Configuration
Board Support Packages v1.70 (r_bsp)	1.70	r_bsp(used)
Iexible Application Accelerator	1.2.0	Config_FAA(component not supported)
SPI (CSI) Communication	1.5.0	Config_CSI00(CSI00: used)
Overview Board Clocks System Components Pins	Interrupt	

Figure 3-4 The unsupported components should display with gray-off icon



3.1.3 Fixed the issue of the pin information in [Pins] page maybe wrong after changing device

If the user changes the device when the Smart Configurator editor is closed in e² studio, the pin information in [Pins] page maybe wrong after changing device. From Smart Configurator for RL78 V1.11.0, this issue is fixed.

ardware 🔃 🖻 🞝 💑	Pin Function	on						2 1	
	输入筛选了	之本 (* = any st	ing, ? = any c	haracter)				All	
🗸 🎇 Serial Array Unit 🛛 🔺	Enabled	Function	PIOR	Assignment	Pin Number	Direction	Remarks		Cc
✓ 69 SAU0		RxD1	PIOR5	Not assigned	Not assigned	None			
SAU00		RxD2	PIOR1	Not assigned	Not assigned	None			
SAU01		RxD3		Not assigned	Not assigned	None			
G SAU02		RxDA0		Not assigned	Not assigned	None			
SAU03		RxDA1		Not assigned	Not assigned	None			
✓ SAU1		SCK00	PIOR1	Not assigned	Not assigned	None	Component requi	res a pin	
SAU10		SCK01		Not assigned	Not assigned	None			
SAU11		SCK10	PIOR5	Not assigned	Not assigned	None			
SAU12		SCK11		Not assigned	Not assigned	None			
SAU13		SCK20	PIOR1	Not assigned	Not assigned	None			
✓ ➡☐ Serial Interface IIC		SCK21		Not assigned	Not assigned	None			
VIICA0		SCK30		Not assigned	Not assigned	None			
VIICA1		SCK31		Not assigned	Not assigned	None			
✓ ➡☐ Serial Interface UA		SCL00	PIOR1	Not assigned	Not assigned	None			
UARTA0		SCL01		Not assigned	Not assigned	None			
UARTA1		SCL10	PIOR5	Not assigned	Not assigned	None	Component requi	res a pin	
Remote Control Sig		SCL11		Not assigned	Not assigned	None			
👪 Logic and Event Lir		SCL20	PIOR1	Not assigned	Not assigned	None			
Interrupt Function		SCL21		Not assigned	Not assigned	None			
< >	<								>

Figure 3-5 Incorrect pin assignment in [Pins] page

3.1.4 Fixed the issue of the pin IVREF0 and IVREF1 are conflicted among Comparator 0 - 3

If the user uses the pin IVREF0 in Comparator 0 - 3 at the same time, Smart Configrator displays pin conflict message. If the user uses the pin IVREF1 in Comparator 2 - 3 at the same time, Smart Configrator displays pin conflict message. These pin conflict messages should be removed. From Smart Configurator for RL78 V1.11.0, this issue is fixed.

Configure			^
Comparator input/Reference volta	ige setting		
Reference voltage	IVREF0	~	
Edge setting	_	_	
Rising edge	Falling edge	 Both edges 	
Digital filter setting			
Sampling clock	fCLK, fPLL or fHOCO	 (Sampling frequency: 32000 kHz) 🗸
<			>
Interrupt			
Sconfiguration Problems ×			
2 errors, 0 warnings, 0 others			
Description	^		Туре
 Pin (2 items) 			
E04010003: Pin used by IVR	EF0 in Config_COMP0 conflicts with	h pin used by IVREF0 in Config_COMP1.	Pin
E04010003: Pin used by IVR	EF0 in Config_COMP1 conflicts with	h pin used by IVREF0 in Config_COMP0.	Pin

Figure 3-6 The pin conflict messages



3.1.5 Fixed the issue of the API R_Config_RTC_Get_CounterValue () and R_Config_RTC_Set_CounterValue () are unable to break out of the loop when using Alarm function

The driver code in API R_Config_RTC_Get_CounterValue () and R_Config_RTC_Set_CounterValue () are unable to break out of the loop when using Alarm function. From Smart Configurator for RL78 V1.11.0, this issue is fixed.



Figure 3-7 The driver code with red frame is updated



Figure 3-8 The API r_Config_RTC_interrupt () is updated



3.2 **Specification changes**

Table 3-2	List of Specification changes	
-----------	-------------------------------	--

Tabl	e 3-2 List of Specification changes				1	: A	oplic	cabl	e, -	: Not Applicable
No	Description	RL78/G23	RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	RL78/F25	Remarks
1	Improvement for changing "debug monitor" specification	-	-	1	-	-	✓	-	-	
2	Improvement for opening "My Renesas log-in" dialog when the user want to download RL78 Software Integration System modules without logging-in to "My Renesas" account	~	~	~	~	~	~	~	~	
3	Improvement for updating the spec of Timer RD Clock in [Clock] page	-	1	-	1	-	-	-	1	
4	Improvement for using alarm interrupt INTRTC when using alarm detection function	1	-	-	-	1	1	~	-	
5	Improvement for changing compiler property and debugger property according to "Pseudo-RRM/DMM function setting"	1	1	1	1	1	1	1	1	
6	Improvement for high speed on chip oscillator clock cannot be used as the PLL input clock	-	-	-	-	-	-	-	1	
7	Improve blinky sample project for e ² studio	\checkmark	\checkmark	1	\checkmark	1	\checkmark	1	1	

3.2.1 Improvement for changing "debug monitor" specification

Remove "Start/Stop function setting" and "Monitoring point function setting" from [System] page. When "Onchip debug operation setting" is changed, compiler property will be changed after generating code.

On-chip debug setting				
On-chip debug operatio	on setting	○ COM Port		
Emulator setting	• E2 Lite			
Pseudo-RRM/DMM fun	ction setting			
Start/Stop function sett	ing			
Monitoring point functi	on setting Used			

Figure 3-9 Remove "Start/Stop function setting" and "Monitoring point function setting" from [System] page

Smart Configurator will set "debug monitor" when setting "On-chip debug operation setting" to "Use emulator" or "COM Port".

	Set enable/disable on-chip debug by link option	Yes(-OCDBG)
	Option byte values for OCD	HEX 85
	Set debug monitor area	Yes(Specify address range)(-DEBUG_MONITOR= <address range="">)</address>
l	Range of debug monitor area	0-0
	Set user option byte	Yes(-USER_OPT_BYTE)
	User option byte value	HEX EFF7F9
	Reserve working memory for RRM/DMM function	No
~	Output Code	
	Specify execution start address	No
	Fill with padding data at the end of a section	No
De	evice	
-	Common Options 🖌 Compile Options 🖌 Assemble Options 🔪	Link Options / Hex Output Options / Standard Library Generate Option

Figure 3-10 Set compiler property "debug monitor" in CS+



Settings			<⊃ ▼ ⊂>
ilders I Tool Settings	Toolchain Devic	e 🎤 Build Steps 🖤 Build Artifact 🗟 Binary Parsers 😣 Error Pars	ers
C++ Build			
Build Variables		Security ID value (-security_id)	000000000000000000000000000000000000000
Environment Dagaina Pevice		Serial Programming Security ID value (-flash_security_id)	
Settings Bevice		Reserve working memory for RRM/DMM function (-rrm)	
Tool Chain Editor 🗸 🛞 Compiler		Start address area (-rrm= <value>)</value>	FF700
C++ General 🗸 🖉 Source	•	Secure memory area of OCD monitor (-debug monitor)	
oject Natures 🖉 Lang		Memory area (-debug monitor= <start address="">-<end address=""></end></start>	0-0
nesas QE Digect References Dig		Set user option byte (-user opt byte)	
n/Debug Settings 🖉 Output		User option byte value (-user opt byte= <value>)</value>	EFF7F9
sk Tags 🖉 Miscel		Set enable/disable on-chip debug by link option (-ocdbg)	
	C Rule Check	On-chip debug control value (-ocdbg= <value>)</value>	85
🖉 User 🗸 🐘 Assemble		Set security option byte (-security opt byte)	05
✓ Source		Security option byte value (-security opt byte= <value>)</value>	
🖉 Lang			
🖄 Object		RAM area without section (-self/-ocdtr/-ocdhpi)	None
🖉 Optim		Output a warning message when a section is allocated to the R	RAM area (-selfw/-oo
Aliscell 🖄 Miscell	laneous	Check specifications of device (-check_device)	
V 🛞 Linker		Suppress checking section allocation that crosses (64KB-1) bot	
🗸 🖄 Input		Do not check memory allocation of sections (-no_check_section)	n_layout)
Adv	anced	Address range of memory type (-cpu)	
🖉 List 🖄 Optim			
Section			
🖉 Device			
🗸 🖄 Outpu			
🖄 Adv	vanced		
		Apply and	d Close Cance

Note: The supported compilers only include CCRL.

3.2.2 Improvement for opening "My Renesas log-in" dialog when the user want to download RL78 Software Integration System modules without logging-in to "My Renesas" account

From Smart Configurator for RL78 V1.11.0, when user downloads RL78 Software Integration System Modules after launching Smart Configurator, "My Renesas log-in" dialogue will automatically display if user does not log-in to "My Renesas" account. The user can download RL78 Software Integration System Modules after "My Renesas" account is logged-in.

Email address:					
Password:					
				Forgot	password?
				Pro	xy Settings
well as to provide t	l usage data and transmit it t etter support and maintenan	ce.			
I consent to usation (linked below)	e data being sent to Renesas	& have read and unde	rstood the Privacy Poli	cy & Information Col	llected
OI do not consent	to usage data being recorder	i & sent to Renesas			
Privacy Policy Info	mation Collected				
You can change thi	s setting later in e ² studio's pr	eferences.			
	unt? <u>Registering at My Renes</u> pport requests and get acces				

R20UT5533EC0100 Rev.1.00 Jul.22.24



					\Box ×
RL78	Software Integration System Modules I	Download			
Sele	ect the RL78 Software Integration System mo	dules for downloa	d		
$\langle \langle \langle \langle \langle \langle \langle \rangle \rangle \rangle \rangle$	Title RL78 Family Board Support Package Mo RL78 Family Renesas Flash Driver RL78 T RL78 Family Renesas Flash Driver RL78 T RL78 Family Renesas Flash Driver RL78 T RL78 Family Renesas Flash Driver RL78 T RL78/F24 RS-CANFD lite Module Softwa	Document No. R01AN5522EJ R20AN0684EJ R20AN0685EJ R20AN0686EJ R20AN0687EJ R01AN6334EJ	Rev. Rev.1.62 Rev.1.00 Rev.1.00 Rev.1.00 Rev.1.00 Rev.1.00	lssue date 2023-11-30 2023-02-20 2023-02-20 2023-02-20 2023-02-20 2022-04-20	Select All Deselect All
<	RL78/F2x RLIN3 Module Software Integr	R01AN6335EJ	Rev.1.00	2022-04-20	
Mod	dule Folder Path:				-
[C:\Users\ \.eclipse\com.renesas.platfc	orm_download\RL	78_Modules	\GenericModule	Browse
			[Download	Cancel

Figure 3-13 "RL78 Software Integration System Modules Download" dialogue

3.2.3 Improvement for updating the spec of Timer RD Clock in [Clock] page

When the user selects 80 MHz or 64 MHz from fIH to Timer RD, fCLK should come from fIH. When the user selects 80 MHz or 64 MHz from fPLL to Timer RD, fCLK should come from fPLL.



Figure 3-14 fCLK should come from fIH when 80 MHz or 64 MHz from fIH to Timer RD



Smart Configurator for RL78 Plug-in in e² studio 2024-07 Smart Configurator for RL78 V1.11.0



Figure 3-15 fCLK should come from fPLL when 80 MHz or 64 MHz from fPLL to Timer RD

3.2.4 Improvement for using alarm interrupt INTRTC when using alarm detection function

When Alarm function is used, the interrupt function is mandatory. So, when checking "Use alarm detection function", "Used as alarm interrupt function (INTRTC)" changes to enabled (keep current spec) and there is an error icon after "Used as alarm interrupt function (INTRTC)" if it is unchecked.

Alarm detection function setting Use alarm detection function Set alarm initial value	
Week day	Sunday Monday Tuesday Wednesday Thursday Friday Saturday
Hour:Minute	12:00
Interrupt setting	
Used as constant-period interrupt function (INTRTC)	Once per 0.5 s
Used as alarm interrupt function (INTRTC) 😝	
Priority	Level 3 (low) \sim

Figure 3-16 An error icon after "Used as alarm interrupt function (INTRTC)"

3.2.5 Improvement for changing compiler property and debugger property according to "Pseudo-RRM/DMM function setting"

When "Pseudo-RRM/DMM function setting" setting is changed and "On-chip debug operation setting" isn't selected "Unused", compiler property and debugger property will be changed after generating code.

On-chip debug operation settir	ng ● Use emulator	○ COM Port
Emulator setting C E2	• E2 Lite	
Pseudo-RRM/DMM function se	tting Used	

Figure 3-17 Set "Pseudo-RRM/DMM function setting" in [System] page

Compiler property

Smart Configurator will check "Reserve working memory for RRM/DMM function (-rrm)" and set "Start address (-rrm=<value>)" when setting "Pseudo-RRM/DMM function setting" to "Used".

Note 1: The "Start address (-rrm=<value>)" values only in RL78/G15 (FFB00) and RL78/G16 (FF700).



Smart Configurator for RL78 Plug-in in e² studio 2024-07 Smart Configurator for RL78 V1.11.0



Figure 3-18 Set compiler property "Start address (-rrm=<value>)" in e² studio for RL78/G15 and RL78/G16

5	Device			
L	Set enable/disable on-chip debug by link option	Yes(-OCDBG)		
	Option byte values for OCD	HEN 85		
	Set debug monitor area	Yes(Specify a	ddress range)(-DEBUG_MON	NITOR= <address range="">)</address>
	Range of debug monitor area	01E00-01FFF		
	Set user option byte	Yes(-USER_OP	T_BYTE)	
	User option byte value	HEX EFF7F9		
	Reserve working memory for RRM/DMM function	Yes(-RRM)		
	Start address of working memory for RRM/DMM function	HEN FFB00		
~	Output Code			
	Specify execution start address	No		
	Fill with padding data at the end of a section	No		
Spe	serve working memory for RRWDMM function cifies whether to reserve 4 bytes of memory for working memory s option corresponds to the -RRM options.	of RRM/DMM func	ion.	
C	ommon Options 🖌 Compile Options 📈 Assemble Options	Link Options	Hex Output Options / Sta	andard Library Generate Optic

Figure 3-19 Set compiler property "Start address (-rrm=<value>)" in CS+ for RL78/G15 and RL78/G16



Release Note

Smart Configurator for RL78 Plug-in in e² studio 2024-07

Smart Configurator for RL78 V1.11.0

Release Note



Figure 3-20 Set compiler property "Start address (-rrm=<value>)" in e² studio except RL78/G15 and RL78/G16

• Debugger property

Smart Configurator will set "Allow to access by stopping execution while running" or "Access by stopping execution" to "Yes" when setting "Pseudo-RRM/DMM function setting" to "Used".

Note 1: The supported target emulators include E2 Lite, E2, E20, COM port.

Note 2: The supported compilers include CCRL and LLVM.

Note 3: If the CS+ debugging tool/e² studio Debug Configurations and Smart Configurator debugger don't match, Smart Configurator will output a message (Warning 070003) and won't change the related property. Note 4: Smart Configurator can judge E2 Lite/E2/E20/COM port emulators separately in e² studio. But if e² studio Debug Configurations and Smart Configurator debugger match, Smart Configurator will modify related property in E2 Lite/E2/E20 emulators at the same time.

GDB Settings Connection Settings Debug Tool Setting	j 0	
× 10		
Use Default IO Filename	Yes	
IO Filename	\${support_area_loc}	
✓ General Debug		
Reset After Reload	Yes	·
✓ Break		
Stop emulation of timer group when stopping	No	•
Stop emulation of serial group when stopping	No	
🗸 Mask For Input Signal		
Mask Target Reset Signal	No	· · · · · · · · · · · · · · · · · · ·
Mask Internal Reset Signal	No	
✓ Memory		
Verify On Writing To Memory	Yes	
Allow to access by stopping execution while runn	ing Yes	
✓ Start/Stop Function Setting		
Execute function before running user program	No	
Address for start function	0x0	
Execute function after stopping user program	No	
Address for stop function	0x0	
✓ Time Measurement		
Run Break Time Measurement	No	



CC-RL (Build Tool)	V Access Memory While Running
RL78 E2 Lite (Debug Tool)	Access by stopping execution No
Program Analyzer (Analyze Tool)	Update display during the execution Yes
File	Display update interval[ms] 500
■ File ⊕ 10 Build tool generated files	> Break
— ⊡ main.c ⊕– □ Smart Configurator	Skip specified section Specifies whether to skip specified section in the step-in exe
	Connect Settings

Figure 3-22 Set "Access by stopping execution" in CS+

sole ×	° 🗆
Configurator Output	
Jood Tille Belei aren Dir Calle Bell Belle ar V R. San College II.	^
30001: File generated: <u>src\smc_gen\general\r_cg_sau_common.c</u>	
30001: File generated: <u>src\smc_gen\general\r_cg_iica_common.h</u>	
30001: File generated: <u>src\smc_gen\general\r_cg_iica_common.c</u>	
00001: File generated: <u>src\smc_gen\general\r_cg_tau_common.h</u>	
30001: File generated: <u>src\smc_gen\general\r_cg_tau_common.c</u>	
00001: File generated: <u>src\smc_gen\general\r_cg_ad_common.h</u>	
90003: The CS+ Debug Tool (Simulator) does not match with Smart Configurator debugger (E2). The CS+ Debug Tool settings can only be changed if the CS+ debugging tool and Smart Configurator debugger mat	.c

Figure 3-23 The message when CS+ debugging tool/e² studio Debug Configurations and Smart Configurator debugger don't match

3.2.6 Improvement for high speed on chip oscillator clock cannot be used as the PLL input clock

The User's Manual (R01UH1061EJ0050) has an error about PLL input clock. Clocks that can be used as the PLL input clock are the X1 clock or an external main system clock. High speed on chip oscillator clock can't be used as the PLL input clock. Smart Configurator for RL78 V1.11.0 adds the judgment about PLL input clok. If setting high speed on chip oscillator clock as the PLL input clock, an error icon will display after "PLL setting". The User's Manual (R01UH1061EJ0100) will fix this error.

	p oscillator			
Frequency:	8	- (MHz)		
			_	
✓ X1 oscillator				-
Operation mode:	X1 oscillation	*		
Frequency:	16	(MHz)		
Stable time:	2^18/fx	 16384(µs) 		
CAN0 supply mode	Stop supply	-		
CAN1 supply mode	Stop supply	-		
PLL setting	inh regard on chin accill	tor clock cannot be	used as the PU incu	rteck
PLL setting	igh speed on chip oscilla	ator clock cannot be	used as the PLL inpu	t clock

Figure 3-24 An error icon after "PLL setting" when high speed on chip oscillator clock is input clock



3.2.7 Improve blinky sample project for e² studio

From Smart Configurator for RL78 V1.11.0, blinky sample project is improved to detect if the selected board has a switch, the user can use switch to change blinky frequency.

```
#include "r_smc_entry.h"
volatile uint32_t blinkDelay = 1000; // Initial blink delay of 1 second (1 Hz)
int main (void);
int main(void)
{
    EI();
    /* Start_SW_Interrupt */
    R_Config_INTC_INTP0_Start();
    while (1) {
        PIN_WRITE(LED2) = ~PIN_READ(LED2);
        /* Delay blinkDelay milliseconds before returning */
        R_BSP_SoftwareDelay blinkDelay_BSP_DELAY_MILLISECS);
    }
    return 0;
}
```





4. List of RENESAS TOOL NEWS AND TECHNICAL UPDATE

Below is a list of notifications delivered by RENESAS TOOL NEWS and TECHNICAL UPDATE.

Issue date	Document No.	Description	Applicabl e MCUs	Fixed version
Oct. 01, 2021	R20TS0757	1. Notes on creating LLVM for Renesas RL78 C/C++ Executable Project 2. Notes on using Port Input buffer function https://www.renesas.com/document/tnn/notes- e-studio-smart-configurator-plug-smart- configurator-rl78	RL78/G23	V1.2.0
Mar. 16, 2022	R20TS0822	1. Notes when build or clean e ² studio Smart Configurator project <u>https://www.renesas.com/document/tnn/notes-</u> <u>e-studio-smart-configurator-plug-smart-</u> <u>configurator-rl78-0</u>	RL78/G23	V1.3.0
Dec. 01, 2022	R20TS0895	1. Notes when changing version of Board Support Program (BSP) or RL78 Software Integration System (SIS) modules <u>https://www.renesas.com/us/en/document/tnn/</u> <u>notes-e-studio-smart-configurator-rl78-plug-</u> <u>smart-configurator-rl78</u>	RL78/G23 RL78/F24 RL78/G15	V1.5.0



5. Points for Limitation

This section describes points for limitation regarding the Smart Configurator for RL78 V1.11.0.

5.1 List of Limitation

Table 5-1 List of Limitation

Table 5-1 List of Limitation						ppl	icat	ole,	-: 1	Not Applicable
No	o Description RL78/G23							RL78/G24	RL78/F25	Remarks
1	Note on extra help document issue	✓	1	1	1	1	1	1	1	
2	Note on ELCL D flip flop component GUI warning display incorrectly	1	-	-	-	-	-	-	-	
3	Note on the unsupported setting items for some ELCL components	1	-	-	-	-	-	-	-	
4	Note on the user code protection feature will only be supported on the files that are generated by the Code Generation component	1	~	1	~	1	1	~	1	
5	Note on Flexible Application Accelerator (FAA) component does not support LLVM project	-	-	_	-	_	-	1	_	
6	Note on not using Flexible Application Accelerator (FAA) component in Mac OS and Linux	-	-	-	-	-	-	1	-	
7	Note on not using SNOOZE Mode Sequencer (SMS) component in Mac OS and Linux	1	-	-	-	1	-	-	-	
8	Note on the build error message such as "Section ".bss_ATFA300" cannot be placed on the "TRACERAM area""	_	1	_	1	_	-	-	1	
9	Note on the setting of subsystem clock pin operation is wrong when fCLK is from fMP and fSL is from fIL	-	1	-	~	_	-	-	1	
10	Note on 16 bit capture mode with channel 0 and 1 can't be used together with 16 bit count mode with channel 2 and 3	1	-	-	-	1		1	-	

5.2 **Details of Limitation**

5.2.1 Note on extra help document issue

For Smart Configurator, there is an extra help "Smart Browser" under "[Help] > [Help Contents]". Please ignore it.



Figure 5-1 Extra help issue



5.2.2 Note on ELCL D flip flop component GUI warning display incorrectly

When selecting the event signal in ELCL D flip flop component, even if the selected signal consists with the hardware specification, there still displays the warning on the GUI.

[Workaround]

Make reference to the hardware manual and set the selectable event signal though warning appeared in GUI, the waring is no impact for the code generation.

The following is example of using flip-flop 0 and flip-flop 1 in ELCL logic cell block L1.



Figure 5-2 The flip-flop 0 in ELCL logic cell block L1 usage example



Figure 5-3 The flip-flop 1 in ELCL logic cell block L1 usage example



5.2.3 Note on the unsupported setting items for some ELCL components

In the following ELCL modules, it is not possible to set "no selection (fixed to 0)" as the input signal of the logic cell block and "negative logic output (inverted)" as the output level of the event signal.

- ELCL AND
- ELCL D flip flop
- ELCL EXOR
- ELCL selector
- ELCL Through

[Workaround] None

5.2.4 Note on the user code protection feature will only be supported on the files that are generated by the Code Generation component

The user code protection feature will only be supported on the files that are generated by the Code Generation component. Hence, the user code protection feature is not available for non-Code Generation components.

🔇 New Co	omponent				>
oftware C	omponent Selection				
Select com	nponent from those available in li	st			
Category	All				,
Function	All				,
Filter					
Compon	ents	Short Name	Туре	Versi	
H A/D C		Short Hallo	Code Generator	1.4.1	i I
🖶 Board	l Support Packages v1.61	r_bsp	RL78 Software Integration System	1.61	
🖶 Capad	tive Sensing Unit driver.	r_ctsu	RL78 Software Integration System	1.40	
🗄 Capad	titive Sensing Unit driver.	r tkbo	RL78 Software Integration System	1.40	
H Clock	Output /Buzzer Output Contro		Code Generator	1.4.0	
H Comp	arator		Code Generator	1.3.1	
B D/A C	onverter		Code Generator	1.3.0	
🖶 Data 1	Transfer Controller		Code Generator	1.3.1	
🖶 Delay	Counter		Code Generator	1.4.1	
🖶 Divide	er Function		Code Generator	1.4.1	
🕼 ELCL /	AND		Graphical Configurator	1.1.0	
S ELCL	chattering prevention		Graphical Configurator	2.0.0	
MI FLCL I	D flip flop		Graphical Configurator	1.1.0	

Figure 5-4 Code Generation component in red frame

5.2.5 Note on Flexible Application Accelerator (FAA) component does not support LLVM project

In Smart Configurator for RL78 V1.7.0 or later, Flexible Application Accelerator component was not supported for LLVM project. Though the user can add Flexible Application Accelerator component under LLVM project, but the generated Flexible Application Accelerator source code can't be built successfully and works for running and debugging.

5.2.6 Note on not using Flexible Application Accelerator (FAA) component in Mac OS and Linux

In Smart Configurator for RL78 V1.10.0 or later, Flexible Application Accelerator component was not supported in Mac OS and Linux. Though the user can add Flexible Application Accelerator component in Mac OS and Linux, but the generated Flexible Application Accelerator source code can't be built successfully and works for running and debugging.



5.2.7 Note on not using SNOOZE Mode Sequencer (SMS) component in Mac OS and Linux

In Smart Configurator for RL78 V1.10.0 or later, SNOOZE Mode Sequencer component was not supported in Mac OS and Linux. Though the user can add SNOOZE Mode Sequencer component in Mac OS and Linux, but the generated SNOOZE Mode Sequencer source code can't be built successfully and works for running and debugging.

5.2.8 Note on the build error message such as "Section ".bss_ATFA300" cannot be placed on the "TRACERAM area""

When the user uses DTC component, the generated code build might fail due to some section address overlaps.

E0562352:Section	".bss ATFA300"	cannot	be pl	laced (on the	"TRACERAM	area"	
	-							
Renesas Optimizir	ng Linker Abort							
make: *** [makefi	ile:122: f24.abs	s] Error	<u>1</u>					
	Figure 5-5	Build e	error	mess	sage			

[Workaround]

The user should change the DTC base address to avoid such section overlap error.

Base setting	
DTC base address	0xF9F00

Figure 5-6 DTC base address setting

5.2.9 Note on the setting of subsystem clock pin operation is wrong when fCLK is from fMP and fSL is from fIL

When fCLK is from fMP and fSL is from fIL, the generated code about CMC.[EXCLKS, OSCSELS] is wrong in r_bsp_config.h.



Figure 5-7 The generated code is wrong when fCLK is from fMP and fSL is from fIL

[Workaround]

The user should change the macro defination in r_bsp_config.h manually.



/* Subsystem clock pin operation mode Clock Operation Mode Control Register (CMC)
EXCLKS/OSCSELS
0 : Input port mode
1 : XT1 oscillation mode (low-speed on-chip oscillator operation mode)
2 : External clock input mode (low-speed on-chip oscillator operation mode)
*/
#define BSP_CFG_SUBCLK_SOURCE (1) /* Generated value. Do not edit this manually */
Figure 5-8 Change the value of macro definition to 1 manually

5.2.10 Note on 16 bit capture mode with channel 0 and 1 can't be used together with 16 bit count mode with channel 2 and 3

If the user wants to use 16 bit count mode with channel 2 and 3 when the user selects 16 bit capture mode and doesn't set "ITLCMP01 compare match interrupt" as "Capture trigger", Smart Configurator can't support it now.

Components 🚵 🗳 🖓	E ⊞	Configure			
54 kř	-	Clock setting			
type filter text		Operation clock (fITL0)	fIHP	\sim	
 Startup Generic 		Clock source	fITLO	~	(Clock frequency: 32000 kHz)
er bsp		Capture trigger setting			
✓ ➢ Drivers		Capture trigger	fSXP	~	
✓ ⇐ Timers	01	Capture trigger operation clock	fIHP		
		Capture trigger interval value	100	$\mu s ~~ \sim$	
Component : Inte Resource : ITL000			01) clear after capture is complete	е	
		ure mode ot setting			
		Detection of compare match/	capture completion (INTITL)		
		Priority	Level 3 (low)	\sim	
1					

Figure 5-9 Set Capture trigger as fSXP in 16 bit capture mode

[Workaround]

Change the code in the following steps manually. If code generation is executed again after changing the code, the code will be overwritten and deleted, so be caution.

Step1: Create a component - Interval Timer (ITL000, ITL001) as 16bit Capture Mode. Set "ITLCMP01 compare match interrupt" as "Capture trigger" and generate code.

Components	èn ⊿ la _z ∈ ∓	Configure		
56 K	ت ن	Clock setting		
type filter text		Operation clock (fITL0)	fIHP	\sim
👻 🗁 Startup		Clock source	fITLO	 Clock frequency: 32000 kHz)
✓ ⇐ Generic I bsp		Capture trigger setting		
 ✓ □ Dsp ✓ ▷ Drivers 		Capture trigger	ITLCMP01 compare match interrupt	 (ITL012 ITL013 is used)
👻 🗁 Timers		Capture trigger operation clock	fIHP	~
Config_ITLC	000_ITL001	Capture trigger interval value	100 µs	 (Actual value: 100)
	nt : Interval Til ITL000 ITL00	mer bit couptor (ITL000 + ITL00	01) clear after capture is complete	
Operation	: 16 bit captu	ure mode pt setting		
		Detection of compare match/	capture completion (INTITL)	
		Priority	Level 3 (low)	\checkmark
Eigurg	5 10 Sa	+ "ITI CMP01 compare	match interrupt" as "Car	turo triggor"

Figure 5-10 Set "ITLCMP01 compare match interrupt" as "Capture trigger"



Step2: Modify driver code manually. [Before] void R_Config_ITL000_ITL001_Create(void) { ITLCC0 &= FC ITL CAPTURE TRIGGER CLEAR: ITLCC0 |= _01_ITL_CAPTURE_TRIGGER_INTERNAL; R_Config_ITL000_ITL001_Create_UserInit(); void R_Config_ITL000_ITL001_Start(void) { ITLS0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_DETECTE; ITLMKF0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_MASK; /* Mask channel 2 compare match status flag */ ITLMKF0 |= _04_ITL_CHANNEL2_COUNT_MATCH_MASK; $\mathsf{IILEN00} = \mathsf{10};$ ITLEN02 = 1U;<r_cg_itl_common_user.c> void r_itl_interrupt(void) if (_10_ITL_CAPTURE_COMPLETE_DETECTE == (ITLS0 & _10_ITL_CAPTURE_COMPLETE_DETECTE)) { ITLS0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_DETECTE; R_Config_ITL000_ITL001_Callback_Shared_Interrupt(); } ITLS0 &= (uint8_t)~_01_ITL_CHANNEL0_COUNT_MATCH_DETECTE;



[After]	
void R_Config_ITL000_ITL001_Create(void)	
{	
ITLCC0 &= _FC_ITL_CAPTURE_TRIGGER_CLEAR; ITLCC0 = _02_ITL_CAPTURE_TRIGGER_FSXP;	
R_Config_ITL000_ITL001_Create_UserInit();	
}	
Note: Change the driver code above in red frame to the following settings to set	be capture trigger other
than "ITLCMP01 compare match interrupt".	ne capture ingger other
<pre>#define 00 ITL CAPTURE TRIGGER SOFTWARE (0x00U) /* software trigger */</pre>	
<pre>#define 01_ITL_CAPTURE_TRIGGER_INTERNAL. (0x01U) /* interrupt on compare matc #define 02_ITL_CAPTURE_TRIGGER_FSXP (0x02U) /* fSXP */</pre>	h with ITLCMP01 */
#define 03_ITL_CAPTURE_TRIGGER_ELCL (0x03U) /* event input from ELCL */ #define FC_ITL_CAPTURE_TRIGGER_CLEAR (0xFCU) /* clear capture trigger sel	ection */
void R_Config_ITL000_ITL001_Start(void)	
{	
ITLS0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_DETECTE;	
ITLMKF0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_MASK;	
/* Mask channel 2 compare match status flag */ ITLMKF0 &= (uint8_t)~_04_ITL_CHANNEL2_COUNT_MATCH_MASK;	
ITLEN00 = 1U;	
ITLENO2 = 1U;	
}	
<r_cg_itl_common_user.c></r_cg_itl_common_user.c>	
void r_itl_interrupt(void)	
if (_10_ITL_CAPTURE_COMPLETE_DETECTE == (ITLS0 & _10_ITL_CAPTURE_COMPLETE_DETECTE))	
{	
ITLS0 &= (uint8_t)~_10_ITL_CAPTURE_COMPLETE_DETECTE;	
R_Config_ITL000_ITL001_Callback_Shared_Interrupt();	
} if (_04_ITL_CHANNEL2_COUNT_MATCH_DETECTE == (ITLS0 &	
O4_ITL_CHANNEL2_COUNT_MATCH_DETECTE))	
{	
ITLS0 &= (uint8_t)~_04_ITL_CHANNEL2_COUNT_MATCH_DETECTE;	
R_Config_ITL000_ITL001_Callback_Shared_Interrupt();	
} ITLS0 &= (uint8 t)~_01 ITL CHANNEL0 COUNT_MATCH_DETECTE;	
}	



6. Points for Caution

This section describes points for caution regarding the Smart Configurator for RL78 V1.11.0.

6.1 List of Caution

Table 6-1 List of Caution

✓: Applicable, -: Not Applicable

No	Description		RL78/F24	RL78/G15	RL78/F23	RL78/G22	RL78/G16	RL78/G24	RL78/F25	Remarks
1	Note on the build error message such as "section .bss virtual address range overlaps with .dtc_vectortable"	1	1	_	1	1	-	1	1	
2	Note on the installation of the Smart Configurator	1	<	<	>	<	<	>	<	
3	Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time	-	~	-	-	-	-	1	~	
4	Note on pulse width calculation of Timer RD input capture function	-	1	-	-	-	-	1	1	
5	Note on the include path update issue when renaming the component's configuration name	1	1	1	1	1	1	1	1	
6	Note on TAU Input Signal High/Low level Measurement components.	1	~	1	1	1	~	~	~	
7	Note on CC-RL V1.12 C++ project	1	1	<	✓	<	<	✓	<	
8	Note on browsing "Release Notes" and "Tool News" URL from the help menu	1	1	1	-	-	-	-	-	
9	Note on using the user code protection feature	1	1	<	<	<	<	<	<	
10	Note on IAR build error when using SMS function	1	-	-	I	-	-	I	-	
11	Note on A/D conversion time setting after performing [Change device] or [Change resource]	1	1	1	1	1	1	1	1	
12	Note on changing Hardware Debug Configuration on project generation wizard	1	1	1	1	1	1	~	1	
13	Note on Pin Number maybe wrong in [Pins] page when loading project	-	-	_	_	_	_	1	_	



6.2 Details of Caution

6.2.1 Note on the build error message such as "section .bss virtual address range overlaps with .dtc_vectortable"

When the user uses many components and DTC component together, the generated code build might fail due to some section address overlaps.

■ Console ×	🗶 🕂 😚 🔁 📰 🔐 = 🗟 🛃 🚽 🗉	3 🕶 🗖
CDT Build Console [LLVM R7F100GCJxLA case1]		
ld.lld: error: section .bss virtual address ra	ange overlaps with .dtc vectortable	
<pre>>>> .bss range is [0xF9F00, 0xF9F31]</pre>	-	
>>> .dtc vectortable range is [0xF9F00, 0xF9F2	271	
<pre>ld.lld: error: section .bssf virtual address </pre>	range overlaps with .dtc_controldata_0	
>>> .bssf range is [0xF9F32, 0xF9F7F]		
>>> .dtc_controldata_0 range is [0xF9F40, 0xF9	9F47]	
<pre>ld.lld: error: section .bss load address range</pre>	e overlaps with .dtc_vectortable	
>>> .bss range is [0xF9F00, 0xF9F31]		
>>> .dtc_vectortable range is [0xF9F00, 0xF9F2	27]	
<pre>ld.lld: error: section .bssf load address rang</pre>	ge overlaps with .dtc_controldata_0	_
<pre>>>> .bssf range is [0xF9F32, 0xF9F7F] >>> .dta aratacldata 0 area is [0xF9F7F]</pre>	0547]	
<pre>>>> .dtc_controldata_0 range is [0xF9F40, 0xF9 </pre>		
clang: error: ld.lld command failed with exit		
<pre>makefile:110: recipe for target 'LLVM_R7F1006(make: *** [LLVM R7F1006CJxLA case1.elf] Error</pre>	-	
"make -i8 all" terminated with exit code 2. Bu		
make - Jo att terminated with exit code 2. Di	arra migne be incompiece.	
18:09:07 Build Failed. 2 errors, 0 warnings.	(took 1s.846ms)	
ionosto, build fulled. 2 chors, o warnings.	(cook istoroms)	
		× 1

Figure 6-1 Build error message

[Workaround]

The Smart Configurator cannot set ".bss" and ".bssf" section address. So user should consider to modify ".bss" and ".bssf" section address manually in "linker_script.ld" file or change the DTC base address to avoid such section overlap error.

Configure	
Base setting	
DTC base address	0xF9F00

Figure 6-2 DTC base address setting



6.2.2 Note on the installation of the Smart Configurator

Do not set more than 64 characters for the installation directory.

The user might see an error message "The specified path is too long" and will not be able to install Smart Configurator.

6.2.3 Note on using TRDIOA0 for Input capture and TRDIOB0 for Output compare at same time

If the user sets up TRDIOA0 for Input capture and TRDIOB0 for Output compare at the same time. Smart Configurator will output a Peripheral conflict error.

The user can ignore this Smart Configurator error message and use these two functions at the same time.

6.2.4 Note on pulse width calculation of Timer RD input capture function

The pulse width calculation code is with the assumption that the counter is not cleared between two interrupts occurrence, except the input pulse width which is selected as counter clear trigger on GUI. For example, when "Clear by TRDGRA*n* input capture" is selected, only TRDIOA*n* pulse width calculation handle counter clear, other input pulse width calculation doesn't handle counter clear.

ter clear	Clear by TRDGRA0 input capture	
<pre>http://www.second.com/second/sec</pre>	_FLAG) == _10_TRD_INTOV_GENERATE_FLAG)	
g_tmrd0_ovf_a = 0U; }	<pre>FLAG) == _01_TRD_INTA_GENERATE_FLAG) _GENERATE_FLAG; nt32_t)tmrd_pul_a_cur; nt32_t)((0x10000UL * (uint32_t)g_tmrd0_ovf_a) + _(uint32_t)tmrd_pul</pre>	
	he pulse width calculation handle counter clea	ı r.
<pre>/* TEDGERO input_capture interrupt * if ((TRDSRO & _02_TRD_INTB_GENERATE_ { </pre>	FLAG) == _02_TRD_INTB_GENERATE_FLAG)	
<pre>} else { g_tmrd0_active_width_b = (ui) </pre>		l_b_cur)
<pre> f g_tmrd0_inactive_width_b = 00L; /pre>	lse width calculation doesn't handle counter clo	ar

Figure 6-3 Counter clear setting in Input capture function



6.2.5 Note on the include path update issue when renaming the component's configuration name

When renaming the added component's configuration in e² studio Smart Configurator project that has selfdefined include path setting for any folder or file, include path setting for that folder or file will keep the old name setting after code generation. This will cause build error when compiling the newly generated codes so please manually update the include path.

The folder or file which has self-defined include path setting can be recognized by checking the overlay icon

() on that folder or file. Below is an example on how to handle the include path update after renaming Compare Match Timer component configuration.



Figure 6-4 Interval Timer component configuration before renaming



Figure 6-5 The Interval Timer component configuration after renaming



Release Note

Properties for Con	fig_ADC				~
	Paths and Symbols			⇔ ▼ ⇔ ▼	8
 Resource C/C++ Build C/C++ General Paths and Sym Preprocessor I Run/Debug Settir 	Configuration: HardwareDebug [/	Location	age C	Onfiguration	5
	GNU C Status GNU C++ Status Assembly Status Assembly Status Assembly Status Sta		~	Add Edit Delete Export Move Up	
	 ^① "Preprocessor Include Paths, Ma ✓ Show built-in values [∞] Import Settings [∞] Export Settings 	cros etc." property page may define additional entr		Move Dow	
< > ?		updated after code re-gen To avoid build error, pleas "Config_TAU0_1" to "My_	erat e m	tion. anually	update 1

Figure 6-6 Include path setting for the "Config_ADC" configuration



6.2.6 Note on TAU Input Signal High/Low level Measurement component

When using TAU Input Signal High/Low level Measurement component, after used noise filter function for TImn input pulse, please make sure the High/Low level width min value needs to be greater than two times the minimum value prompted on the UI.

For example, the High/Low level width min value is 0.032us (min value), when use noise filter function, the width min value should be 0.064us.

Clock setting		
Operation clock	СК00	-
Clock source	fCLK	1
(Clock frequency: 32000 kHz High-/low-leve	l width range: 0.032 (µs)	≤ TI00 ≤ 4.096 (ms))

Figure 6-7 High/Low level width min value

6.2.7 Note on CC-RL V1.12 C++ project

In CC-RL V1.12 or later C++ project, there are some dummy issues such as "EI()" in editor. However this is editor specification and does not affect the program operation. Please ignore it.

C Smart_C	onfigurator_CPP_Example.cpp ×
2	* DISCLAIMER
19	
21	* File Name : Smart_Configurator_CPP_Example.cpp.
26	<pre> #ifdefcplusplus </pre>
27	extern "C" {
28	#endif
29	<pre>#include "r_smc_entry.h"</pre>
30	⊖ #ifdefcplusplus
31	}
32	#endif
33	
34	<pre>int main(void);</pre>
35	
36	⊖ int main(void)
37	t
38	EI();
39	return 0;
40	}
1	Figure 6-8 CODAN issue in CC-PL V1 12 C++ project

Figure 6-8 CODAN issue in CC-RL V1.12 C++ project

6.2.8 Note on browsing "Release Notes" and "Tool News" URL from the help menu

For Smart Configurator for RL78 V1.4.0 or before version, "Release Notes" and "Tools News" in the help menu cannot access the correct URL. This issue has been fixed from this version. Please access the URL below directly for Smart Configurator for RL78 V1.4.0 or before version. Release Notes: <u>https://www.renesas.com/rl78-smart-configurator-release-note</u> Tool News: <u>https://www.renesas.com/rl78-smart-configurator-tn-notes</u>

Help	p
۲	Help Contents
	Home Page
	Release Notes
	Tool News
	API Manual
6	About

Figure 6-9 Release Notes and Tool News in Smart Configurators



6.2.9 Note on using the user code protection feature

From Smart Configurator for RL78 V1.5.0 onwards, the user code protection feature will be supported for all Code Generation components. Please use the following specific tags to add user code when using the user code protection feature. If the specific tags do not match exactly, inserted user code will not be protected after the code generation.

/* Start user code */

User code can be added between the specific tags

/* End user code */

6.2.10 Note on IAR build error when using SMS component

When using SMS component, if the following build error is met in IAR Embedded workbench, please check the build order setting in project [Options...] -> [Custom Build] page.

- When using IAR Embedded workbench V5.10, select "Run before compiling/assembling" (refer to Figure 1) 6-11)
- When using IAR Embedded workbench V4.21, make "Run this tool before all other tools" checked (refer 2) to Figure 6-12)

The above setting can eliminate this build error.



Figure 6-10 IAR build error

Category:		
General Options		
Static Analysis		
C/C++ Compiler		
Assembler	Custom Tool C	onfiguration
Output Converter Custom Build		
Build Actions	Filename exte	ensions:
Linker	.smsasm	
Debugger		
COM Port	Command lin	e:
E1	"C:\Program	Files (x86)\Renesas Electronics\SMS\bin\smsasm.exe" \$FI
E2		
E20	Output files (one per line):
E2 Lite / E2 On-board	\$FILE_BPATH	I\$.h ^
EZ-CUBE EZ-CUBE2		
Simulator		
TK		>
	Additional ing	out files (one per line):
		~
	Build order:	Automatic (based on input and output) ~
		Automatic (based on input and output)
		Run before compiling/assembling
		Kun before linking

Figure 6-11 "Build order" setting of IAR Embedded workbench V5.10



Category:	
General Options	
Static Analysis	
C/C++ Compiler	
Assembler	Custom Tool Configuration
Output Converter	
Custom Build	Filename extensions:
Build Actions	smcasm
	isingusin
	Command line:
	"C\Drogrom Files (v86)\Reposes Electronics\SMS\hin\cmsecm.eve" \$El
	c.(riogram mes (xoo)(renesas Electromes(sins(bin(sinsasin.exe - \$11
	Output files (one per line):
EZ-CUBE	SHEE_DPATHS.II
EZ-CUBE2	
IECUBE	· · · · · · · · · · · · · · · · · · ·
Simulator	
тк	Additional input files (one per line):
	A
	· · · · · · · · · · · · · · · · · · ·
	Kun this tool before all other tools
	OK Cancel
EZ-CUBE2 IECUBE Simulator	*C:\Program Files (x86)\Renesas Electronics\SMS\bin\smsasm.exe* \$FI Output files (one per line): \$FILE_BPATH\$.h

Figure 6-12 Custom build setting of IAR Embedded workbench V4.21

6.2.11 Note on A/D conversion time setting after performing [Change device] or [Change resource]

After performing [Change device] (for example, change from RL78/G23 to RL78/G24), the A/D conversion time setting can't be kept. The user should take note to reconfirm the conversion time setting as he wants.





Conversion time mode	Normal 1	~
Conversion time	184/fCLK	~

Figure 6-14 A/D conversion time setting

When changing resource, for example from RL78/G24 normal A/D and RL78/G24 advanced A/D, the A/D conversion time can't be kept.

✓ ➢ A/D converter ♥ Normal ADC		Conversion time setting		
 > Conters > I/O port > Communications 	Generate code Output only initialization API Change resource Remove	Please set fCLK not greater than 32MHz. Conversion time mode Normal 1		
		Conversion time	2112/fCLK	~

Figure 6-15 [Change resource] operation



6.2.12 Note on changing Hardware Debug Configuration on project generation wizard

When a target board (except custom) is selected during creating a new project, please don't change the Hardware Debug Configuration manually. The reason is that the Hardware Debug Configuration has be decided by target board automatically. The user setting can't be reflected into Smart Configurator.

Toolchain Sett	©C ○C++	
Language: Toolchain:	Benesas CC-RI	
Toolchain Vers	sion: v1.12.00	
rooichuir vers	Manage Toolchains	
Device Setting	s	Configurations
Target Board:	RL78G23-128p_FastPrototypingBoard 🗸 🗸	Create Hardware Debug Configuratio
		COM Port (RL78) v
Target Device:	R7F100GSNxFB	Create Debug Configuration
	Unlock Devices	RL78 Simulator v
Endian:	Little ~	Create Release Configuration
Project Type:	Default	Create Release Configuration

Figure 6-16 Select a target board when creating a project in e² studio

6.2.13 Note on Pin Number maybe wrong in [Pins] page when loading project

The Pin Number maybe wrong for SCL00, SDA00, SI00, SO00, SCK00 when the user loads a 48/52/64pin project. The user needs to re-assign these pins manually.

type f	lter text (* =	any string,	? = any character)				
Ena	Function	PIOR	Assignment	Pin Number	Direct	Remarks	Comments
\checkmark	RxD0	PIOR06,	P16/ANI26/CCD00/TI01/TO01/I	/ 16	1	There is no software	
	SCK00	PIOR01	Not assigned	Not assigned	None		
	SCL00	PIOR01	Not assigned	Not assigned	None		
	SDA00	PIOR01	Not assigned	Not assigned	None		
	SI00	PIOR01	Not assigned	Not assigned	None		
\checkmark	SO00	PIOR01	Not assigned	/ -	0	There is no software	
	TxD0	PIOR06,	Not assigned	Not assigned	None		
	SSI00		Not assigned	Not assigned	None		

Figure 6-17 Pin Number maybe wrong in [Pins] page



Smart Configurator for RL78 Plug-in in e² studio 2024-07

Smart Configurator for RL78 V1.11.0

Revision History

Rev.	Section	Description
1.00	-	First edition issued



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the reset process is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pullup power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.