




Technical Data of Ceramic Resonator

MURATA Part No.: CSTCE12M0G55Z-R0

Applied to R5F21356ANFP;CM11=0

TOYAMA MURATA MANUFACTURING CO., LTD.

Engineering Section IV
Piezoelectric Components Department I
Piezoelectric Components Division
Device Business Unit

Approved by	Checked by	Issued by	Issued Date	Data No.
 K.Maruno	 R.Miyamae	 T.Morita	Apr 11, 2008	TCD-08-0624

Contents


1.	Test Circuit	1
2.	Temperature Characteristics of Oscillating Frequency, Oscillating Voltage	2
3.	Rise Time, Oscillating Frequency, Oscillating Voltage vs Vcc Characteristics	3

Note : Rise Time

We define "Rise time" is the time while the oscillation amplitude (Vpp) reaches 90% of it at steady condition after Vdd(Vset) is supplied.

「Rise time」はVdd(Vset)が供給されてから発振電圧が最大電圧の90%に達するまでの時間と定義しています。

<General start up wave form> <標準的な発振立上り波形>



In general, Ceramic resonator is able to rise up during several microseconds to a hundred microseconds, and it is shorter than usual X'tal resonator that is able to rise up around several millisecond.

However, a rise time will be longer due to a longer rise time of Vdd(Vset) caused by a bypass capacitor.

This is because a rise time of resonator is affected by a rise time of Vdd(Vset).

In other case, rise up time will be also long if supply voltage to the oscillation circuit takes a certain time by reset time etc. after Vdd(Vset) is supplied.

Add to this, we can not measure rise time more than dozens of seconds due to measurement system. In this case, we will discribe "Unable to measure" in rise time data area.

一般にセラミック発振子そのものによる立ち上がり時間は水晶が数msecであるのに対して数u~百usec程度と非常に早いものとなっております。

しかしながら、バイパスコンデンサの影響により、発振子の立ち上がり時間に比べてVdd(Vset)の立ち上がり時間が遅くなる場合、発振子の立上り時間も


Vdd(Vset)の立上り時間に依存しているため遅くなります。

Vdd(Vset)が供給されたあと、リセット時間等により、発振回路へ電圧が供給されるまでに一定時間かかる場合も同様に、発振子の立上り時間が遅くなります。

なお、測定器の都合により、数十秒以上の立ち上がり時間は測定不可となりますので、その場合は「Unable to measure」と記載しています。


<Start up wave form with bypass capacitor>

<バイパスコンデンサによる影響>




<Start up wave form with Reset function IC>

<リセット機能による影響>



Test Circuit



Xin : 11 MODE: 5
 Xout: 9 RESET: 8
 H : 2,7 P4_5: 30
 L : 5 P1_2: 36
 P1_1: 37
 P1_0: 38

MODE	L→H
RESET	L→H
P4_5	L→H
P1_2	OPEN→H
P1_1	OPEN→L

CM11はシステムクロック制御レジスタ1のXIN-XOUT内蔵帰還抵抗選択ビットを示します。
 "CM11" shows "XIN-XOUT on-chip feedback resistor select bit" of System Clock Control Resistor 1.
 本データは、CM11=0:内蔵帰還抵抗が有効状態で測定を実施しております。
 This Data is measured in CM11=0:On-chip feedback resistor enabled.

Recommended Value

CERALOCK[®] : CSTCE12M0G55Z-R0

Vcc = 1.8 to 5.5 [V]



C1 = 33 [pF] (Typ.)




C2 = 33 [pF] (Typ.)

Ta = -40 to 85 [°C]

* (1)(2)(3)はピン番号を表します。詳しくは弊社仕様書またはカタログをご参照ください。

* (1),(2) and (3) means terminal number of resonator. Please see its specification or datasheet in detail.





Appendixes

4. Comparison Table

4

Comparison Table

IC : No	V1H [V]	V1L [V]	V1p-p [V]	V2H [V]	V2L [V]	V2p-p [V]	Fosc [kHz]	Trise [ms]	Vstart [V]
LL	1.66	-0.19	1.85	1.59	-0.06	1.65	11978.843	0.020	1.54
LH	1.66	-0.13	1.79	1.66	0.00	1.66	11983.380	0.026	1.55
WS	1.72	-0.19	1.91	1.72	-0.06	1.78	11980.535	0.024	1.62
HL	1.63	-0.25	1.88	1.56	-0.06	1.62	11976.285	0.025	1.40
HH	1.59	-0.13	1.72	1.66	0.00	1.66	11982.414	0.036	1.57


Ref.

Performance described page 2 to 3 were measured with IC No. WS

Frequency Correlation Data

Sample No.	R5F21356ANFP;CM11=0	Fosc [kHz]	TC74HCU04 x2	Fosc [kHz]	Shift [%]
1		12019.320		12016.400	0.0243
2		12016.554		12016.900	-0.0029
3		12026.661		12025.700	0.0080
4		12020.253		12020.000	0.0021
5		11986.350		11988.100	-0.0146
X		12013.828		12013.420	0.0034

muRata Standard Circuit



CERALOCK® : CSTCE12M0G55A-R0

Vdd = +5 [V]

C1 = 33 [pF]

C2 = 33 [pF]

Rf = 1M [ohm]

Rd = 330 [ohm]

*(1)(2)(3)はピン番号を表します。詳しくは弊社仕様書またはカタログをご参照ください。

*(1),(2) and (3) means terminal number of resonator. Please see its specification or datasheet in detail.