

Evaluation of a Low Frequency Clock Oscillation Circuit

VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V



Low power consumption MCU

Selection of XCIN oscillation mode and recommended load capacitance

For R8C/Lx series

XCIN oscillation circuit consists of an excellent power saving circuit which realizes stable oscillation at low amplitude.

RENESAS MPU R8C/Lx series


R8C/L35C group (52pin)

R8C/L36C group (64pin)

R8C/L38C group (80pin)

R8C/L3AC group (100pin)

For your design reliability, please refer to Table 1 which shows the performance of the XCIN oscillation circuit and the recommended load capacitance for each resonator.



VT-200 series

VT-200-FL CL=4.4pF,6.0pF and VT-200-F CL=9.0pF

Table 1 XCIN oscillation circuit and load capacitance for a resonator

Resonator	Vcc	Recommended circuit constant and load capacitance for a resonator			
		Rd=680kΩ Cg=3pF,Cd=2pF	Rd=0Ω Cg=6pF,Cd=5pF	Rd=0Ω Cg=7pF,Cd=7pF	Rd=0Ω Cg=11pF,Cd=11pF
VT-200-FL Low CL resonator	5.0V	VT-200-FL 4.4pF Id=0.116uA typ RL=-974kΩ typ Ts=0.25sec typ	VT-200-FL 6.0pF Id=0.340uA typ RL=-933kΩ typ Ts=0.66sec typ	-	-
	3.3V	VT-200-FL 4.4pF Id=0.109uA typ RL=-974kΩ typ Ts=0.28sec typ	VT-200-FL 6.0pF Id=0.326A typ RL=-933kΩ typ Ts=0.71sec typ	-	-
VT-200-F Existing product	5.0V	-	-	-	VT-200-F 9.0pF Id=0.430uA typ RL=-427kΩ typ Ts=1.19sec typ
	3.3V	-	-	-	VT-200-F 9.0pF Id=0.412A typ RL=-427kΩ typ Ts=1.29sec typ

Low power consumption R8C/Lx and VT-200-FL



Low power consumption
Id=0.33uA,RL=-933kΩ,Ts=0.71sec

Low power consumption R8C/LxC and Recommended low load capacitance



Super low power consumption
Id=0.11uA,RL=-974kΩ,0.28sec



Normal power consumption
Id=0.41uA,RL=-427kΩ,1.29sec

Evaluation of a Low Frequency Clock Oscillation Circuit

VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V



An external resistor, Rf Built-in, Rd 680kΩ

New

VT-200-FL





Model	:VT-200-FL
Frequency	:Fo=32.768kHz
Frequency tolerance	:dF/Fo= +/-20x10 ⁻⁶
Load capacitance	:CL=4.4pF
Equivalent series resistance	:R1=50kΩ max
Max. drive level	:DL=1μW max
Level of drive	:DL=0.01μW typ

FEATURES

- 1.Compact tubular package
- 2.Photolithographic process
- 3.Excellent shock resistance and environmental characteristics.
- 4.Real time clocks, Timers, Portable applications

DIMENSIONS(VT-200)



Remark) Ix : current through crystal

Low power consumption R8C/LxC and VT-200-FL 4.4pF

XCIN oscillation circuit consists of an excellent power saving circuit which realizes stable oscillation at low amplitude.

MODEL:VT-200-FL 4.4pF with R5F2L3ACCNFP at 25°C

Key specifications	Vcc=3.3V	Vcc=5.0V	Remarks
Current control resistance : Rd (k ohm)	680	680	Control drive level & secure phase margin
Capacitance at gate : Cg (pF)	3	3	Optimal capacitance in response to CL
Capacitance at drain : Cd (pF)	2	2	(CL = Cd // Cg + stray capacitance)

Circuit characteristics (at 25°C)	Vcc=3.3V	Vcc=5.0V	Remarks
Matching Accuracy : df / f (x10 ⁻⁶)	-1.0	0.7	Frequency offset volume at specified Vcc
Voltage Fluctuation : +/-df / V (x10 ⁻⁶)	0.4	0.7	Vcc +/-10% (Standard operating voltage range)
Drive Level : DL (μW)	0.01	0.01	DL=Ix ² Re < 1x10 ⁻⁶ W, Re=R1(1 + Co / CL) ²
Negative resistance : - RL (kΩ)	1056	1056	5 times larger than R _{1MAX}
Oscillation allowance : M (times)	21	21	Judgmental standard of oscillation stability
Low current consumption : Id (uA)	0.101	0.107	Cd charge current, Id = f*Cd*Vd
Voltage of oscillation start : Vstart (V)	1.47	1.47	
Voltage of oscillation stop : Vstop (V)	1.43	1.43	
Oscillation start up time : Ts (sec)	0.30	0.27	Time to reach 90% of output level, Ts < 1.0sec

Temperature characteristics of circuit		Vcc=3.3V	Vcc=5.0V	Remarks
at -40°C	Variation : df / T (x10 ⁻⁶)	-124	-123	Typ.Tp=25°C (K = -3.5x10 ⁻⁸ / °C ²)
at +85°C	Variation : df / T (x10 ⁻⁶)	-137	-137	Typ.Tp=25°C (K = -3.5x10 ⁻⁸ / °C ²)

The above mentioned value is only for your reference. The value is for the arbitrary samples and does not guarantee the product's characteristics. Please review and check above parameters at customer's end.

Seiko Instruments USA Inc.


2990,West Lomita Blvd., Torrance, CA 90505, U.S.A
 Telephone :+1 310-517-7771 Facsimile :+1 310-517-7792
 Email :info@siu-la.com

Seiko Instruments GmbH

Siemensstrasse 9,D-63263 Neu-Isenburg,Germany
 Telephone :+49-6102-297-0 Facsimile :+49-6102-297-320
 Email :info@seiko-instruments.de

Seiko Instruments Inc.

1-8,Nakase,Mihama-ku,Chiba-shi,Chiba 261-8507,Japan
 Facsimile :+81-43-211-8030
 E-mail :component@sii.co.jp



Evaluation of a Low Frequency Clock Oscillation Circuit







VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V



An external resistor, Rf Built-in, Rd 680kΩ

Test Data



Evaluation of a Low Frequency Clock Oscillation Circuit







VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V



An external resistor, Rf Built-in, Rd 680kΩ

Test Data : Temperature characteristics




Evaluation of a Low Frequency Clock Oscillation Circuit

VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V


An external resistor, Rf Built-in, Rd 680kΩ

Referential components layout(see Figure 1)



R8C/Lx series

- R8C/L35C group
- R8C/L36C group
- R8C/L38C group
- R8C/L3AC group



MODEL:VT-200-FL 4.4pF with R5F2L3ACCNFP at Vcc=1.8V,25°C

CL(pF)	Rd(kΩ)	Cg(pF)	Cd(pF)	Id(uA) typ
4.4	680	3	2	0.10

Figure 1 Referential components layout

Notes Board Design

When using a crystal resonator, place the resonator and its load capacitors as close as possible to SUB_in and SUB_out pins.

Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 2).




Figure 2 Example of Incorrect Board Design

Remark When using the subsystem clock, insert a resistor, Rd, in series on the SUB_out side.

Evaluation of a Low Frequency Clock Oscillation Circuit

VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V



An external resistor, Rf Built-in, Rd 680kΩ

[Evaluation Sample at 25°C]

SAMPLE	No.	CL (pF)	Fo (Hz)	fr (Hz)	R1 (kΩ)	Co (pF)	C1 (fF)	Q (k)
VT-200-FL	1	4.4	32767.90	32761.67	39.2	0.86	2.000	62.0
	2	4.4	32767.94	32761.66	41.2	0.87	2.020	58.4
	3	4.4	32767.99	32761.71	40.4	0.89	2.028	59.3

[IC Test Data : IC Sample Rd=680kΩ,Cg=3pF,Cd=2pF at 25°C]


Vcc(V)	IC Sample	Fosc(Hz)	df / f (x10 ⁻⁶)	DL(μW)	-RL (kΩ)	Id (uA)	DC_Bias(V)	Vstart(V)	Ts(sec)
5.0	CC	32767.92	0.7	0.014	1056	0.107	1.14	1.47	0.27
	HH	32767.99	2.7	0.019	966	0.122	1.04	1.38	0.25
	HL	32768.00	2.9	0.015	916	0.110	1.09	1.53	0.25
	LH	32767.98	2.6	0.020	966	0.133	1.06	1.30	0.24
	LL	32767.97	2.1	0.016	966	0.109	1.09	1.39	0.23
AVG.		32767.97	2.19	0.017	974	0.116	1.083	1.41	0.25

[IC Test Data : IC Sample Rd=680kΩ,Cg=3pF,Cd=2pF at 25°C]

Vcc(V)	IC Sample	Fosc(Hz)	df / f (x10 ⁻⁶)	DL(μW)	-RL (kΩ)	Id (uA)	DC_Bias(V)	Vstart(V)	Ts(sec)
3.3	CC	32767.87	-1.0	0.013	1056	0.101	1.13	1.47	0.30
	HH	32767.92	0.7	0.017	966	0.117	1.04	1.38	0.27
	HL	32767.94	1.2	0.013	916	0.103	1.10	1.53	0.29
	LH	32767.92	0.7	0.018	966	0.123	1.07	1.30	0.27
	LL	32767.91	0.4	0.014	966	0.102	1.09	1.39	0.27
AVG.		32767.91	0.41	0.015	974	0.109	1.086	1.41	0.28

Remark (see figure 3)

$$Fo = fr \times \{ C1 / (2 \times (Co + CL)) + 1 \} \text{ (Hz)}$$



- Fo : Load resonance frequency
- fr : Resonance frequency
- R1 : Motional resistance
- C1 : Motional capacitance
- Co : Shunt capacitance
- CL : Load Capacitance

Figure 3 Equivalent circuit of crystal unit, and CL


Remark (see figure 4)

Approximate formula of the load capacitance of the circuit CL,

$$CL = Cg \times Cd / (Cg + Cd) + Cs \text{ (pF)}$$

$$Cs = Cgs \times Cds / (Cgs + Cds) + Cos \text{ (pF)}$$

where Cs(=3 to 5pF) stands for stray capacitance of the circuit.



- Cos : X1_X2 Stray capacitance
- Cgs : X1_Vss Stray capacitance
- Cds : X2_Vss Stray capacitance

Figure 4 Stray capacitance Cos,Cgs,Cds of the circuit

Resonator circuit constants differ depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator element manufacturer.

Evaluation of a Low Frequency Clock Oscillation Circuit


VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vcc=1.8V to 5.5V at 25°C



An external resistor, Rf Built-in, Rd 680kΩ

Referential Data(1): Voltage characteristics (CC,HH,LL,HL,LH)



Evaluation of a Low Frequency Clock Oscillation Circuit







VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V at 25°C



An external resistor, Rf Built-in, Rd 680kΩ

Referential Data(2) : Load capacitance characteristics(CC,HH,LL)



Evaluation of a Low Frequency Clock Oscillation Circuit





VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V at 25°C



An external resistor, Rf Built-in, Rd 680kΩ

Referential Data(3) : Load capacitance characteristics(CC,HH,LL)



Low power consumption R8C/Lx and Low CL VT-200-FL 4.4pF

In addition, the VT-200-FL_4.4pF will be offered, realizing a 1/3 power consumption reduction in oscillation and a 2.7 x super high speed oscillation start-up time.



Table 2 XCIN oscillation circuit and load capacitance for a resonator

CL(pF)	Rd(kΩ)	Cg(pF)	Cg(pF)	Vcc (Cd charge current: Id)
6.0	0	5	5	3.3V(0.33A typ),5.0V(0.34A typ)
4.4	680	3	2	3.3V(0.11uA typ),5.0V(0.12uA typ)

*RENESAS MPU R8C/LxC group; R8C/L35xC,R8C/L36xC,R8C/L38xC and R8C/L3AxC & VT-200 series

IC sample Rd=680kΩ,Cg=3pF,Cd=2pF,CL=4.4pF

IC sample Rd=0Ω,Cg=6pF,Cd=5F,CL=6.0pF

Vcc(V)	IC sample	M(times) [*]	Id(uA)	Ts(sec)	Vcc(V)	IC sample	M(times) [*]	Id(nA)	Ts(sec)
5.0	CC	21	0.11	0.27	5.0	CC	19	0.31	0.69
	HH	19	0.12	0.25		HH	18	0.36	0.63
	HL	18	0.11	0.25		HL	17	0.31	0.66
	LH	19	0.13	0.24		LH	19	0.38	0.66
	LL	19	0.11	0.23		LL	19	0.34	0.64
3.3	CC	21	0.10	0.30	3.3	CC	19	0.30	0.74
	HH	19	0.12	0.27		HH	18	0.34	0.69
	HL	18	0.10	0.29		HL	17	0.30	0.73
	LH	19	0.12	0.27		LH	19	0.36	0.72
	LL	19	0.10	0.27		LL	19	0.32	0.68

*R1max=50kΩ

*R1max=50kΩ

Evaluation of a Low Frequency Clock Oscillation Circuit

VT-200-FL 4.4pF with R5F2L3ACCNFP-100P [LQFP(14x14) 0.50mm pitch]

Measurement conditions : Vdd=3.3V,5.0V at 25°C



An external resistor, Rf Built-in, Rd 680kΩ

Referential Data(4): Value tolerance of external capacitors (±5%) and frequency stability

Figure 5 shows the association chart of maximum deviation, (Δf)_{CL}, with capacitance tolerance of Cext (±5%).

$$CL = C_s + C_{ext} = C_s + \frac{C_g \times C_d}{C_g + C_d} \quad (\text{pF})$$

$$\Delta f = f_{osc} - F_0 = f_r \times \left[\frac{C_1}{2(C_0 + C_s + C_{ext})} - \frac{C_1}{2(C_0 + CL)} \right]$$

$$(\Delta f)_{CL} = \left(\frac{\Delta f}{f} \right)_{\max} - \left(\frac{\Delta f}{f} \right)_{\min}$$

$$\left(\frac{\Delta f}{f} \right)_{\max} = \frac{C_1}{2(C_0 + C_s + C_{ext} - \Delta C_{ext})}$$

$$\left(\frac{\Delta f}{f} \right)_{\min} = \frac{C_1}{2(C_0 + C_s + C_{ext} + \Delta C_{ext})}$$




Figure 5 Load capacitance characteristics of frequency

Table 2 Maximum frequency deviations with capacitance tolerance of cext (±5%)

Vcc(V)	Cext_5%	Cg(pF)	Cd(pF)	Cs(pF)	CL(pF)	df/CL(*10 ⁻⁶)	Δf _{CL} (*10 ⁻⁶)
5.0	Cext_min.	2.85	1.90	3.14	4.28	4.43	4.44
	Cext_typ.	3.00	2.00	3.14	4.34	2.19	
	Cext_max.	3.15	2.10	3.14	4.40	0.00	
3.3	Cext_min.	2.85	1.90	3.18	4.32	2.93	4.37
	Cext_typ.	3.00	2.00	3.18	4.38	0.72	
	Cext_max.	3.15	2.10	3.18	4.44	-1.44	

Table 3 Maximum frequency deviations with capacitance tolerance of Cext (±5%)

CL(pF)	Cs(pF)	Δf/f_max	Δf/f_min	Δf _{CL} (*10 ⁻⁶)
12.5	3.2	2.70	-2.52	5.22
10.0	3.2	2.98	-2.79	5.77
9.0	3.2	3.07	-2.90	5.97
8.0	3.2	3.14	-2.98	6.12
7.0	3.2	3.15	-3.00	6.15
6.0	3.2	3.04	-2.91	5.95
5.0	3.2	2.66	-2.58	5.24
4.4	3.2	2.19	-2.14	4.34
3.7	3.2	1.21	-1.20	2.40

Maximum deviations of frequency, (Δf)_{CL}, with capacitance tolerance of Cext (±5%)




Figure 6 Maximum frequency deviations with capacitance tolerance

