ISL70321SEH

Neutron Testing of the ISL70321SEH Radiation Hardened Quad Power Supply Sequencer

This report summarizes results of 1MeV equivalent neutron testing of the ISL70321SEH radiation tolerant quad power supply sequencer. The test was conducted to determine the sensitivity of the part to displacement damage (DD) caused by neutron or proton environments. Neutron fluences ranged from 5×10^{11} n/cm² to 1×10^{13} n/cm².

Product Description

The ISL70321SEH is a radiation tolerant and SEE mitigated power supply sequencer designed to control Point-of-Load (POL) regulators with enable pins. Up to four power supplies can be sequenced by a single device or multiple devices can be easily cascaded to sequence an unlimited number of power supplies for dense RF applications in EW, radar and SIGINT platforms. The sequencer requires only two feedback resistors per power supply and a single resistor to set the rising and falling delay. The device features precision input comparators with an input threshold voltage of 600mV ±1.5% for the highest possible accuracy when monitoring the power supply voltages.

The ISL70321SEH is offered in an 18 lead 10mm×12mm CDFP package or in die form and is fully specified across the military ambient temperature range of -55°C to +125°C. With minimal external component count, precision voltage monitoring and SET mitigation, the ISL70321SEH is the ideal choice to control many of today's spaceborne power systems.

POL-4 VO, 51 EN POL-3 VO₃ EN POL-2 VO₂ EN POL-1 VO₁ VDD VCCS ≶ 18 ≩ VREF UP 17 ≶ EN1 16 VM1 EN2 15 14 VM3 EN3 EN4 13 VM INIT DONE 12 KILL PGTMR 11 8 TDL Y GND 10 ş ş ş ş ISL70321SEH

A typical application schematic for the ISL70321SEH is shown in Figure 1.

NOTE: DOES NOT INCLUDE PULL-UP RESISTORS ON EN

Figure 1. ISL70321SEH Typical Application Schematic

Contents

1.	Test Description					
	1.1	Irradiation Facility				
	1.2	Test Fixturing				
	1.3	Radiation Dosimetry				
	1.4	Characterization Equipment and Procedures				
	1.5	Experimental Matrix				
2.	Results					
	2.1	Attributes Data				
	2.2	Variables Data				
3.	Discu	ussion and conclusion				
	Revision History					
Арр	endix					

1. Test Description

1.1 Irradiation Facility

Neutron fluence irradiations were performed on the test samples on August 31, 2021, at the University of Massachusetts, Lowell (UMASS Lowell) fast neutron irradiator per Mil-STD-883G, Method 1017.2, with each part unpowered during irradiation. The target irradiation levels were 5×10¹¹n/cm², 2×10¹²n/cm², and 1×10¹³n/cm². As neutron irradiation activates many of the heavier elements found in a packaged integrated circuit, the parts exposed at the higher neutron levels required (as expected) some cooldown time before being shipped back to Renesas (Palm Bay, FL) for electrical testing.

1.2 Test Fixturing

No formal irradiation test fixturing is involved, as these DD tests are bag tests in the sense that the parts are irradiated with all leads unbiased.

1.3 Radiation Dosimetry

 Table 1 shows dosimetry from UMASS Lowell indicating the total accumulated gamma dose and actual neutron fluence exposure levels for each set of samples.

Irradiation	Requested Fluence (n/cm ²)	Reactor Power (kW)	Time (s)	Fluence Rate (n/cm ² -s) ^[1] ^[2]	Gamma Dose (rad(Si)) ^[3]	Measured Fluence (n/cm ²) ^[4]
CRF#62106-A	5.00E+11	10	617	8.10E+08	70	5.38E+11
CRF#62106-B	2.00E+12	100	247	8.10E+09	281	2.05E+12
CRF#62106-C	1.00E+13	1000	123	8.10E+10	1401	1.14E+13

Table 1. ISL70321SEH Neutron Fluence Dosimetry Data

1. Dosimetry method: ASTM E-265

2. The neutron fluence rate is determined from *Initial Testing of the New Ex-Core Fast Neutron Irradiator at UMass Lowell* (6/18/02). Validated on 6/07/2011 under the Trident II D5LE neutron facility study by Navy Crane.

3. Based on reactor power at 1000kW, the gamma dose is 41±5.3% krad(Si)/hr as mapped by TLD-based dosimetry.

4. Validated by S-32 flux monitors.

1.4 Characterization Equipment and Procedures

Electrical testing was performed before and after irradiation using the Renesas production automated test equipment (ATE). All electrical testing was performed at room temperature.

1.5 Experimental Matrix

Testing proceeded in general accordance with the guidelines of MIL-STD-883 TM 1017. The experimental matrix consisted of five samples to be irradiated at 5×10^{11} n/cm², five to be irradiated at 2×10^{12} n/cm², and five to be irradiated at 1×10^{13} n/cm². The actual levels achieved, which are shown in Table 2, were 5.38×10^{11} n/cm², 2.05×10^{12} n/cm², and 1.14×10^{13} n/cm². Three control units were used.

The 15 ISL70321SEH samples were drawn from Lot 5STWBEH. Samples were packaged in the standard hermetic 18 lead ceramic (CDFP) production package. Samples were processed through burn-in before irradiation and were screened to the SMD limits at room, low, and high temperatures before the start of neutron testing.

2. Results

Neutron testing of the ISL70321SEH is complete and the results are reported in the balance of this report. It should be understood when interpreting the data that each neutron irradiation was performed on a different set of samples; this is not total dose testing, where the damage is cumulative.

2.1 Attributes Data

1 MeV Fluence, (n/cm ²)		– Sample Size Pass ^[1]		Fail	Notes	
Planned	Actual		1 433, 1	i ali	Notes	
5×10 ¹¹	5.38×10 ¹¹	5	5	0	All passed	
2×10 ¹²	2.05×10 ¹²	5	5	0	All passed	
1×10 ¹³	1.14×10 ¹³	5	5	0	All passed	

Table 2. ISL70321SEH Attributes Data

1. A Pass indicates a sample that passes all SMD limits

2.2 Variables Data

The plots in Figure 2 through Figure 22 show data plots for key parameters before and after irradiation to each level. The plots show the mean of each parameter as a function of neutron irradiation. The plots also include error bars at each downpoint, representing the minimum and maximum measured values of the samples, although in some plots the error bars might not be visible because of their values compared to the scale of the graph. While the applicable electrical limits taken from the SMD are also shown, it should be noted that these limits are provided for guidance only as the ISL70321SEH is not specified for the neutron environment.

All samples passed the post-irradiation SMD limits after all three exposures up to and including 1.14×10¹³n/cm².




Figure 2. ISL70321SEH quiescent (I_{DDQ}) and operating (I_{DD}) supply current at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 6mA maximum.




Figure 3. ISL70321SEH quiescent (I_{DDQ}) and operating (I_{DD}) supply current at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 8mA maximum.




Figure 4. ISL70321SEH rising undervoltage lockout (UVLO) voltage following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 2.80V minimum and 2.95V maximum.




Figure 5. ISL70321SEH undervoltage lockout hysteresis (UVLO_HYS) voltage following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 0.03V minimum and 0.1V maximum.




Figure 6. ISL70321SEH time from V_{DD} rising to inputs active (t_{VDD_INPUT}) at V_{DD} = 3V and 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 3ms maximum.




Figure 7. ISL70321SEH reference voltage (V_{REF}) at V_{DD} = 3V and 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 0.594V minimum and 0.606V maximum.




Figure 8. ISL70321SEH comparator rising threshold voltage (V_{TH}) at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 0.591V minimum and 0.609V maximum.




Figure 9. ISL70321SEH comparator rising threshold voltage (V_{TH}) at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 0.591V minimum and 0.609V maximum.




Figure 10. ISL70321SEH timer delay with $10K\Omega$ resistor ($t_{DLY_{10}}$) at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 1.8ms minimum and 2.2ms maximum.




Figure 11. ISL70321SEH timer delay with $10k\Omega$ resistor ($t_{DLY_{10}}$) at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 1.8ms minimum and 2.2ms maximum.




Figure 12. ISL70321SEH timer delay with 100k Ω resistor (t_{DLY_100}) at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 18ms minimum and 22ms maximum.




Figure 13. ISL70321SEH timer delay with $100k\Omega$ resistor ($t_{DLY_{100}}$) at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 18ms minimum and 22ms maximum.




Figure 14. ISL70321SEH power-good delay with $10k\Omega$ resistor (t_{PG_10}) at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 3.6ms minimum and 4.4ms maximum.




Figure 15. ISL70321SEH power-good delay with $10k\Omega$ resistor ($t_{PG_{10}}$) at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 3.6ms minimum and 4.4ms maximum.




Figure 16. ISL70321SEH power-good delay with 100k Ω resistor (t_{PG_100}) at V_{DD} = 3V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 36ms minimum and 44ms maximum.




Figure 17. ISL70321SEH power-good delay with $100k\Omega$ resistor ($t_{PG_{100}}$) at V_{DD} = 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limits are 36ms minimum and 44ms maximum.




Figure 18. ISL70321SEH minimum time to trigger a KILL input (t_{KON}) at V_{DD} = 3V and 13.2V following irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 1.4µs maximum.




Figure 19. ISL70321SEH delay from KILL low to EN1 - EN4 Low (t_{KDLY}) at V_{DD} = 3V irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 1.6µs maximum.




Figure 20. ISL70321SEH delay from KILL low to EN1 - EN4 Low (t_{KDLY}) at V_{DD} = 13.2V irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 2.2µs maximum.




Figure 21. ISL70321SEH delay from VM < 0.591V to KILL Low (t_{KRESP}) at V_{DD} = 3V irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 1.6µs maximum.




Figure 22. ISL70321SEH delay from VM < 0.591V to KILL Low (t_{KRESP}) at V_{DD} = 13.2V irradiation to each level. The error bars (if visible) represent the minimum and maximum measured values. The SMD limit is 1.6µs maximum.

3. Discussion and conclusion

This document reports the results of 1MeV equivalent neutron testing of the ISL70321SEH radiation hardened the ISL70321SEH radiation tolerant quad power supply sequencer. Parts were tested at actual fluences of 5.4×10^{11} n/cm², 2.1×10^{12} n/cm² and 1.1×10^{13} n/cm². The results of key parameters before and after irradiation to each level are plotted in Figure 2 through Figure 22. The plots show the mean of each parameter as a function of neutron irradiation, with error bars that represent the minimum and maximum measured values. The figures also show the applicable electrical limits taken from the SMD, but it should be noted that these limits are provided for guidance only as the ISL70321SEH is not specified for the neutron environment.

All samples passed the post-irradiation SMD limits after all exposures up to and including 1.1×10¹³n/cm².

4. Revision History

	Revision	Date	Description
Ī	1.00	Mar 23, 2022	Initial release.

Appendix

Table 3. Reported Parameters

Fig.	Parameter	Symbol	Test Conditions	Low Limit	High Limit	Units
	3V Quiescent Supply Current	IDDQ_3	UP and INIT = 0.5V		6	mA
2	3V Operating Supply Current	IDD_3	UP and INIT = 0.7V with EN tied to VM to 5V	-		
	13.2V Quiescent Supply Current	IDDQ_13	UP and INIT = 0.5V		8	mA
3	13.2V Operating Supply Current	IDD_13	UP and INIT = 0.7V with EN tied to VM to 5V	-		
4	Rising Undervoltage Lockout Level	UVLO	V _{DD} rising to V _{REF} rising, VCC5 = 45mA	2.8	2.95	V
5	Undervoltage Lockout Hysteresis	UVLO_hys	UVLO - V _{DD} falling to V _{REF} turn-off	0.03	0.1	V
6	Time from V_{DD} to Inputs being Active t_{VDD_INPUT} V_{DD} rising to inputs active t_{DLY} timer disabled		V _{DD} rising to inputs active, t _{DLY} timer disabled	-	3	ms
7	Reference Voltage	V _{REF}		0.594	0.606	V
8	Comparator rising threshold voltage at 3V	V _{TH}	V _{DD} = 3V	0.591	0.609	V
9	Comparator rising threshold voltage at 13.2V	V _{TH}	V _{DD} = 13.2V	0.591	0.609	V
10	10kΩ Delay Timer	t _{DLY_10}	RSET = 10k, V _{DD} = 3V	1.8	2.2	ms
11	10kΩ Delay Timer	t _{DLY_10}	RSET = 10k, V _{DD} = 13.2V	1.8	2.2	ms
12	100kΩ Delay Timer	t _{DLY_100}	RSET = 100k, V _{DD} = 3V	18	22	ms
13	100kΩ Delay Timer	t _{DLY_100}	RSET = 100k, V _{DD} = 13.2V	18	22	ms
14	10kΩ Power-Good Timer	t _{PG_10}	RSET = 10k, V _{DD} = 3V	3.6	4.4	ms
15	10kΩ Power-Good Timer	t _{PG_10}	RSET = 10k, V _{DD} = 13.2V	3.6	4.4	ms
16	100kΩ Power-Good Timer	t _{PG_100}	RSET = 100k, V _{DD} = 3V	36	44	ms
17	100kΩ Power-Good Timer	t _{PG_100}	RSET = 100k, V _{DD} = 13.2V	36	44	ms
18	Minimum Time to Trigger a KILL Input	t _{KON}	V _{DD} = 3V and 13.2V	-	1.4	μs
19	Delay from KILL low to EN1 - EN4 Low	t _{KDLY}	V _{DD} = 3V	-	1.6	μs
20	Delay from KILL low to EN1 - EN4 Low	t _{KDLY}	V _{DD} = 13.2V	-	1.6	μs
21	VM < 0.591V to KILL Low	t _{KRESP}	V _{DD} = 3V	-	1.6	μs
22	VM < 0.591V to KILL Low	t _{KRESP}	V _{DD} = 13.2V	-	1.6	μs

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/