

SX-ULPGN Quick Start Guide: Renesas Synergy



# **Table of Contents**

Introduction	3
Pre-requisites	3
Requirements	3
Hardware Setup	3
Installation and Importing for e2 Studio	5
Installation	6
Importing/Creating the Project	6
Configuring the Project	9
Generating the Project Files	9
Set PC (Server) IP Address	. 10
Building the Project	. 10
Running the Application	. 11
Installation and Importing for IAR Workbench	. 14



### Introduction



This Quick Start Guide provides an example of the Renesas Synergy Platform connected to a Silex SX-ULPGN-Pmod or SX-ULPGN- EVK evaluation kit. The demonstration covers the SX-ULPGN Wi-Fi Framework Application Programming Interface (API) and it also includes the on-chip

software stack API and the Socket API.

# **Pre-requisites**

This QSG expects the user to be familiar with the following topics and concepts:

- Renesas e2 Studio
- Synergy Software Package
- Synergy Wi-Fi Framework / On-Chip Stack / Socket API
- IEEE 802.11 Network
- BSD Socket Programming
- Cygwin GNU/OSS tools for Windows (https://cygwin.com)

The user should have a running version of the Renesas e2 Studio and the Synergy Software Package in their Windows development host PC environment.

### Requirements

- Windows Development Host PC (Cygwin gcc installed)
- IEEE 802.11b/g/n Access Point (which supports WPA2-PSK authentication and DHCP server)
- Renesas SK-S7G2 Development Board
- SX-ULPGN-Pmod or SX-ULPGN-EVK (with UART Silex AT Command Set firmware v3.1.x)
- Renesas e2 Studio v5.4.0.023
- Synergy Software Package v1.3.2
- SX-ULPGN Wi-Fi Add-On v1.3.2

### Hardware Setup

The following steps are required for the hardware setup.



- Set the power supply voltage level. There are two ways of connecting the SX-ULPGN to the SK-S7G2 (see Figure 1 and Figure 2)
  - a. SX-ULPGN-Pmod: Select **3.3V power supply** for SK-S7G2 PMODB by jumping **J15.1** and **J15.2**.
  - SX-ULPGN-EVK: Select 5V power supply for SK-S7G2 PMODB by jumping J15.2 and J15.3.
- 2. Wiring up the SX-ULPGN to the Renesas development board.
  - a. SX-ULPGN-Pmod: Insert **SX-ULPGN-Pmod** to **PMODB** of SK-S7G2.
  - b. SX-ULPGN-EVK: Connect **SX-ULPGN-EVK** to **PMODB** of SK-S7G2 (see Table 1 below.)

SK-S7G2 PMODB	SX-ULPGN-EVK
J14.3 (TXDo_B)	JP6.4 (UART1TXD)
J14.5 (RXDo_B)	JP6.6 (UART1 RXD)
J14.9 (GND)	JP6.2 (GND)
J14.10 (GND)	J4.4 (GND)
J14.11 (PMODB_VCC)	J4.1 (+5.0V power supply)

Table 1: SX-ULPGN-EVK to SK-S7G2 Wiring

- 3. Connect SK-S7G2 **UART console (J9.3 TXD, J9.4 RXD, J7.4 GND)** port to **PC** with USB-UART(TTL) converter.
- 4. Connect SK-S7G2 **DEBUG\_USB(J19)** port to **PC**.
- 5. Connect the **PC** to the **Access Point** and record IP address of this PC. SK-S7G2/SX-ULPGN will run as TCP client and connect to TCP server running on this PC.





Figure 1: SX-ULPGN-Pmod



Figure 2: SX-ULPGN-EVK



# Installation and Importing for e2 Studio

#### Installation

- 1. Run SX-ULPGN Wi-Fi Add-On installer (wifi-addon-installer.exe).
- 2. Accept the license agreement and follow the installer instructions.

#### Importing/Creating the Project

- 1. Start e2 Studio.
- 2. Right click on Project Explorer view and select Import.

<ul> <li>C/C++ - e2 studio</li> <li>File Edit Source Refactor Navigate</li> </ul>	Search Project Renesas Views Ri	un Window Help				- 0	) ×
📑 🗝 🔚 🕼 🛛 🗞 👻 🕵 🜌	1 🔁 🔂 🕶 🔂 🕶 🔂 🕶	🎋 • 🜔 • 💁 • 🗅	Q 😳 🖉 🔺	? • 🔲 🖬 🖢 •	包 - 4- 4-	• 🔿 •	
					Quick A	ccess 🔡 🔛	C/C++
Project Explorer 😫 📃 🗖						o ஜ ⊚ м	- 0
	7						
					And	outline is not avail	able.
New	>						
Show	n Alt+Shift+W >						
Сору	Ctrl+C						
Сору С	Qualified Name						
Paste	Ctrl+V						
X Delete	Delete	Console 🔲 Properties	📔 Memory l	Jsage 🛛 🛞 Smart Brow	ser		~
🖂 Import	t				1		
Export			Resource	Path	Location	Туре	
8 Refres	h F5						
Oitems selected				:			
vitems selected			_	1			1:26 PM
Search the web and Window	ws []]	e 📮 🛍	e <sup>2</sup>			^ ঢ় ላ₂ 루	12/21/2017



3. In the Select dialog, select General > Existing Project into Workspace and click Next.





- 4. In the **Import Projects** dialog, chose the **Select Archive file** and set full path to **ulpgn-demo-20171218.zip**.
- 5. Confirm that the ULPGN\_Demo project is checked in Projects list and click Finish.

e <sup>2</sup> C/C++ - e2 studio						— á	
File Edit Source Refactor Navigate Se	erch Project Reneras Vi	iews Rup Window Help	_				
	Import Projects						<b>F</b>
	Select a directory to sear	rch for existing Eclipse projects			Quick	Access	HC C/C++
Project Explorer 🛛 🗖 🗖						0 🔀 🛞 M	
Ē 🕏 ▽	0						
	Select root directory:			Browse	An	outline is not avail	able.
	Select archive file:	E:\renesas\ulpgn-demo-2017	1218.zip ~	Browse			
	Projects:						
	ULPGN_Demo (UI	LPGN_Demo)		Select All			
		12		Deselect All			
				Refresh			
	Options						
	✓ Search for nested projects						
	Hide projects that already exist in the workspace						
	Working sets						
	Add project to work	king sets					
	Working sets:		$\sim$	Select	rser		~ - 8
					Location	Туре	
						31	
	?	< Back Next >	Finish	Cancel			
0 items selected				1			
Search the web and Windows	; (C	) <mark>ệ 📄</mark> 🖨	e <sup>2</sup>			^ ᇆ ∿ 투	1:42 PM 12/21/2017



#### Configuring the Project

The project is pre-configured to use SCIo in Asynchronous UART mode and has two threads to manage the Wi-Fi driver and user interface.

#### Generating the Project Files

Open configuration.xml of ULPGN\_Demo project and click Generate Project Content in Synergy Configuration view.



Note: You can safely ignore all Warnings in Problems view at this stage (if any).



#### Set PC (Server) IP address

Open **src/console\_threado\_entry.c** and edit the **SERVER\_IP\_ADDRESS** macro to set IP address of PC obtained in Hardware Setup (Default: 192.168.1.2.)

#### **Building the Project**

 Right click on the ULPGN\_Demo project in Project Explorer view, then point and click on Build Project.



2. Wait until build is finished.



#### **Running the Application**

 Right click on the ULPGN\_Demo project in the Project Explorer view, then point and click on Debug As > Renesas GDB Hardware Debugging.





2. In the **Debug** perspective, click **Resume** twice.

Debug - ULPGN_Demo/synergy/ssp/src/bsp/cmsis/Device/RENESAS/S7G2/Source/startup_S7G2.c - e2 studio     File Edit Source Refactor Navigate Search Project Renesas Views Run Window Help					0 ×
➡ ▼	। २. २. २ <b>२</b> 	. I. (\$ <b>6 6</b> .	- A ← Access	▼ %= <> ▼ \$   ि C/C++	→ ▼
Image: State Sta	(x)= Va 23 °o Br. Name	/a 23 ● Br 1111 Re 🛋 M 🛠 Ex o● Ev 📄			
局 C:/Renesas/e2_studio/DebugComp/arm-none-eabi-gdb (7.8.2) 局 GDB server				<	>
[ULPGN_Demo] Synergy Configuration   ☐ startup_S7G2.c			🗆 🗄 Outline 🏊	Project Expl	x - 0
<sup>6</sup> 60 0000672e <sup>61</sup> <sup>62</sup> 0000672e <sup>63</sup> <sup>64</sup> <sup>64</sup> <sup>64</sup> <sup>67</sup> <sup>66</sup> <sup>67</sup> <sup>68</sup> <sup>67</sup> <sup>68</sup> <sup>67</sup> <sup>69</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup> <sup>71</sup>					
🖳 Cons 🕱 🧟 Tasks 😤 Rene 🔋 Mem 📀 Perfo 🕑 Profile 🧞 Real 🗞 Trace 🕥 Visua 🖄 ARM 🧼 Smar 👷 Probl 🕥 Exec 🚺 Mem 🧮 🗖					
ULPGN_Demo Debug [Renesas GDB Hardware Debugging] C:/Renesas/e2_studio/DebugComp/arm-none-eabi-gdb (7.8.2)					
Program received signal SIGTRAP, Trace/breakpoint trap. Reset_Handler () at/synergy/ssp/src/bsp/cmsis/Device/RENESAS/S7G2/Source/startup_S7G2.c:60 60 {					
Suspended Writable	Smart Insert	60:1	:		
手 Search the web and Windows 🗔 🤤 📜	e²		^ .	l 🖫 🗤 투	2:08 PM 12/21/2017

3. Start the **serial console emulator** on the PC and connect to the SK-S7G2 **UART console** (Baudrate:115200bps, Data:8bit, Parity:none, Stop:1bit, no flow control.)



4. On the serial console emulator, hit the **Enter** key and view the application menu:

5. Select sf\_wifi\_unit\_test to open Wi-Fi Unit Test Cases

 Set ESSID and passphrase of WPA2-PSK authentication (Example: SSID=tndlink-a, Passphrase=1234567890).

```
sf_wifi_unit_test>def_prov_config ssid tndlink-a key 1234567890
Mode: CLIENT
Security: WPA2
Encryption: AUTO
SSID: tndlink-a
Key: 1234567890
SSP_SUCCESS
```

The application acquires an IP address by DHCP and tries to establish a TCP connection with the TCP server running on 192.168.1.2 (i.e. PC) at TCP port 2000.

7. On the PC, open Cygwin bash console, then build and start tcpserver with port number 2000:

```
$ gcc -Wall -o tcpserver tcpserver.c
$ ./tcpserver 2000
```



Note: Windows Firewall can possibly block the connection to the TCP sever. Disable Windows Firewall if you experience connection problems.

8. On the serial console emulator, run **test\_430** and confirm the test case ends in SSP\_SUCCESS.

sf\_wifi\_unit\_test>test\_430
Sending Data: testing
Received TCP response
SSP\_SUCCESS

# Installation and Importing for IAR Workbench

This application does not support IAR Workbench.



# About Silex Technology America, Inc.

Silex Technology builds on more than 40 years of hardware and software connectivity know-how and IP, custom design development experience, and in-house manufacturing capabilities, bringing value to customers with a foundation of technical expertise. With relentless attention to quality, exclusive access to Qualcomm Atheros expertise, and strategic partnerships with leading semiconductor providers, Silex Technology is the global leader in reliable Wi-Fi connectivity for products ranging from a medical device to a document imaging product to a video or digital display. With Silex Technology, customers get a single vendor that provides hardware and software support from design through manufacturing for successful product after successful product. For more information, please visit <u>www.silexamerica.com</u>.

Silex Technology America has made reasonable efforts to ensure the accuracy of the information contained herein as of the date of this publication, but does not warrant that the information is accurate or complete. Silex Technology America undertakes no obligation to update the information in this publication. Silex Technology America specifically disclaims any and all liability for loss or damages of any kind resulting from decisions made or actions taken by any party based on this information.

# **Revision History**

Revision	Date	Ву	Notes
A	2/12/2018	T. Nakase	Initial release.
В	2/14/2018	K. Sugawara	Listed SX-ULPGN-Pmod first; Minor Marketing Edits



