




CAVITY DOWN

CAVITY UP



NOTES: UNLESS OTHERWISE SPECIFIED

1. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
2. SYMBOL "N" REPRESENTS THE NUMBER OF PINS.
3. DIM "A" INCLUDES BOTH THE PKG BODY & THE LID. IT DOES NOT INCLUDE HEATSINK OR OTHER ATTACHED FEATURES.
4. DIM "Q" APPLIES TO CAVITY UP CONFIGURATION AND "Q1" APPLIES TO CAVITY DOWN CONFIGURATION.
5. PIN DIAMETER "C" EXCLUDES SOLDER DIP OR OTHER LEAD FINISH.
6. PIN TIPS MAY HAVE RADIUS OF CHAMFER.

SYMBOLS	LIMITS		INCHES		JEDEC	EXCEPTIONS		
	MIN	MAX	MIN	MAX				
A	.115	.160			STD-MO-083-AD	NONE		
øC	.016	.020						
D	1.140	1.180			TOLERANCES UNLESS OTHERWISE SPECIFIED FRAC DEC ANGLES ± - ± - ± -	 Integrated Device Technology, Inc. 3236 Scott Blvd., Santa Clara, CA 95051 (408) 727-6116 TWX: 910-338-2070		
D1	1.000 BSC							
E	1.140	1.180			APPROVALS	DATE		
E1	1.000 BSC				DRAWN <i>dd</i>	7/88		
e	.100 BSC				CHECKED			
L	.100	.160						
M	11							
N	84							
Q	.040	.070						
Q1	.025	.070						
					SCALE	SIZE	DRAWING NO.	REV
					N/A	A	PSC-4022	01
DO NOT SCALE DRAWING							SHEET 2 OF 2	



Integrated Device Technology, Inc.
 3236 Scott Blvd., Santa Clara, CA 95051
 (408) 727-6116 TWX: 910-338-2070

84 PPGA MKT DWG

SCALE: N/A SIZE: A DRAWING NO.: PSC-4022 REV: 01